A cascaded continuous-time ∑Δ modulator with 67-dB dynamic range in 10-MHz bandwidth

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 12, 2004, Pages 2152-2160

  Breems, Lucien J ^a   Rutten, Robert ^a   Wetzker, Gunnar ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Analog to digital conversion; Cascaded sigma delta modulation; Continuous time sigma delta modulation; Digital calibration; MASH

Indexed keywords

BANDWIDTH; CALIBRATION; CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; MATHEMATICAL TRANSFORMATIONS; RESONATORS; SAMPLING; TRANSFER FUNCTIONS;

CASCADED SIGMA-DELTA MODULATION; CONTINUOUS-TIME SIGMA-DELTA MODULATION; DIGITAL CALIBRATION; MASH;

DELTA SIGMA MODULATION;

EID: 10444264522     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.836245     Document Type: Conference Paper

References (17)

1. T. Burger and Q. Huang, "A 13.5-mW 185-Msamples/s Δ∑-modulator for UMTS/GSM dual-standard IF reception," IEEE J. Solid-State Circuits, vol. 26, pp. 1868-1878, Dec. 2001.
2. R. van Veldhoven, "A tri-mode continuous-time ∑Δ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/ UMTS receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 60-61.
3. K. Philips, "A 4.4 mW 76 dB complex ∑Δ ADC for Bluetooth receivers," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 64-65.
4. E. J. van der Zwan, "A 0.2-mW CMOS ∑Δ modulator for speech coding with 80 dB dynamic range," IEEE J. Solid- State Circuits, vol. 31, pp. 1873-1880, Dec. 1996.
5. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. Chan, "A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit Δ∑ modulation at 8 × oversampling ratio," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 338-339.
6. A. Tabatabaei, K. Onodera, M. Zargari, H. Samavati, and D. K. Su, "A dual channel ∑Δ ADC with 40 MHz aggregate signal bandwidth," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 66-67.
7. L. J. Breems, "A cascaded continuous-time ∑Δ modulator with 67 dB dynamic range in 10 MHz bandwidth," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 72-73.
8. J. H. Shim, I.-C. Park, and B. Kim, "A hybrid delta-sigma modulator with adaptive calibration," in Proc. IEEE ISCAS, May 2003, pp. 1025-1028.
9. G. Cauwenberghs and G. C. Temes, "Adaptive digital correction of analog errors in MASH ADCs-Part I: Off-line and blind on-line calibration, " IEEE Trans. Circuits Syst. II, vol. 47, pp. 621-628, July 2000.
10. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. SSC-22, pp. 921-929, Dec. 1987.
11. S. R. Norsworthy, R. Schreier, and G. C. Ternes, Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, 1997.
12. R. Schreier and B. Zhang, "Delta-sigma modulator employing continuous-time circuitry," IEEE Trans. Circuits Syst. I, vol. 43, pp. 324-332, Apr. 1996.
13. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuous-time delta-sigma modulators." IEEE Trans. Circuits Syst. II, vol. 46, pp. 376-389, Apr. 1999.
14. M. Ortmanns, F. Gerfers, and Y. Manoli, "On the synthesis of cascaded continuous-time ∑Δ modulators," in Proc. IEEE ISCAS, 2001, pp. 419-422.
15. Lin, Chi-Hung, and M. Ismail, "Synthesis and analysis of high-order cascaded continuous-time ∑Δ modulators," in Prix. IEEE ICECS, Sept. 1999, pp. 1693-1696.
16. M. Ortmanns, F. Gerfers, L. Samid, and Y. Manoli, "Successful design of cascaded continuous-time ∑Δ modulators," in Proc. IEEE ICECS, vol. 1, 2001, pp. 321-324.
17. Y. Matsuya et al., "Digital correction technique for multi-stage noise-shaping with an RC-analog integrator," IEICE Trans. Electron., vol. E77-C, no. 12, Dec. 1994.