Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 12, 2004, Pages 2365-2373

  Ferragina, Vincenzo ^a   Fornasari, Andrea ^a   Gatti, Umberto ^b   Malcovati, Piero ^a   Maloberti, Franco ^a,c  

^a UNIVERSITY OF PAVIA   (Italy)

^b Siemens Telecomunicazioni SpA   (Italy)

^c UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

Analog digital conversion; Calibration; N path circuits; Sigma delta modulation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; COMPUTER SIMULATION; SIGNAL TO NOISE RATIO; TRANSFER FUNCTIONS;

BANDPASS MODULATOR; GAIN MISMATCH;

DELTA SIGMA MODULATION;

EID: 10944248950     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.838154     Document Type: Article

References (28)

1. J. Khoury and T. Hai, "Data converters for communication systems," IEEE Comm. Mag., vol. 36, pp. 113-117, Oct. 1998.
2. W. Black and D. Hodges, "Time interleaved converter array," IEEE J. Solid-State Circuits, vol. 15, pp. 1022-1029, Dec. 1980.
3. W. C. Black, "Time-interleaved converter array," U.S. Patent 4 633 226 A, Dec. 30, 1986.
4. C. M. Svensson and J. Youan, "Analog-to-digital converting arrangement," U.S. Patent 5 585 796, Dec. 17, 1996.
5. S. Norsworthy, R. Schreirer, and G. Temes, Delta-Sigma Data Converters - Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1997.
6. A. Centuori, U. Gatti, P. Malcovati, and F. Maloberti, "A 320-MHz four-path bandpass sigma-delta modulator," in Proc. IEEE IMTC, Anchorage, AK, May 2002, pp. 497-500.
7. M. Gustavsson, J. J. Wilkner, and N. N. Tan, CMOS Data Converters for Communications. Boston, MA: Kluwer, 2000.
8. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: Fundamental and high-speed waveform digitizers," IEEE Trans. Instrum. Measur., vol. 39, pp. 71-75, Feb. 1990.
9. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, vol. 48, pp. 261-271, Mar. 2001.
10. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/ D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
11. C. S. G. Conroy, D. W. Cline, and P. R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits vol. 28, pp. 447-454, Apr. 1993.
12. R. Khoini-Poorfard, L. B. Lim, and D. A. Johns, "Time-interleaved over-sampling A/D converters: Theory and practice," IEEE Trans. Circuits Syst. II, vol. 44, pp. 634-645, Aug. 1997.
13. K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, "Analog background calibration of a 10-b 40 MS/s parallel pipelined ADC," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1998, pp. 142-143.
14. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
15. K. C. Dyer, D. Fu, P. J. Hurst, and S. H. Lewis, "A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits Systems, May 1998, pp. 13-16.
16. J. E. Eldund and F. Gustafsson, "Digital offset compensation of time-interleaved ADC using random chopper sampling," in Proc. IEEE Int. Symp. Circuits Systems, May 2000, pp. 447-450.
17. T. Ndjountche and R. Unbehauen, "Design techniques for high-speed sigma-delta modulators," in Proc. IEEE Midwest Symp. Circuits Systems, Aug. 2000, pp. 916-919.
18. T. Ndjountche and R. Unbehauen, "Adaptive calibration techniques for time-interleaved ADCs," Electron. Lett., vol. 37, no. 7, pp. 412-414, 2001.
19. A. Petraglia and S. K. Mitra, "Analysis of mismatch effects among A /D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Measur., vol. 40, pp. 831-835, Oct. 1991.
20. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," IEEE Trans. Instrum. Measur., vol. 37, pp. 245-251, Feb. 1988.
21. K. Nakamura, M. Hotta, R. L. Carley, and D. J. Allstot, "An 85 mW 10 b 40 Msample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-183, Mar. 1995.
22. S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, "Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 51, pp. 130-139, Jan. 2004.
23. K. Poulton, J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," IEEE J. Solid-State Circuits, vol. 22, pp. 962-970, Dec. 1987.
24. V. Ferragina, A. Fornasari, U. Gatti, P. Malcovati, and F. Maloberti, "Gain and offset mismatch in multipath sigma-delta modulators," in Proc. IEEE Int. Symp. Circuits Systems, May 2003, pp. 953-956.
25. T. H. Shu, B. S. Song, and K. Bacrania, "A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter," IEEE J. Solid-State Circuits, vol. 30, pp. 443-452, Apr. 1995.
26. "ADVance-MS User's Manual," Mentor Graphics, Wilsonville, OR, Document Number 315 000(i) for Software Version v1.32.1
27. IEEE Standard VHDL Analog and Mixed-Signal Extensions, Mar. 1999. IEEE Computer Society, Approved 18, IEEE-SA Standards Board.
28. SIMULINK and MATLAB Users Guides. Natick, MA: The Math-Works, 2002.