A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 9, 2005, Pages 1855-1864

  Nam, KiYoung ^a   Lee, Sang Min ^a   Su, David K ^b   Wooley, Bruce A ^a  

^a Stanford University   (United States)

^b Atheros Communications   (United States)

Author keywords

Analog digital conversion; CMOS analog integrated circuits; Low power electronics; Low voltage analog circuits; Mixed analog digital integrated circuits; Oversampling A D converters; Power minimization; Sigma delta modulation; Switched capacitor circuits

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DELTA MODULATION; ELECTRIC POTENTIAL; ENERGY DISSIPATION; MODULATORS; SIGNAL PROCESSING;

ANALOG-DIGITAL CONVERSION; CMOS ANALOG INTEGRATED CIRCUITS; LOW-POWER ELECTRONICS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; OVERSAMPLING A/D CONVERTERS; POWER MINIMIZATION; SIGMA-DELTA MODULATION; SWITCHED-CAPACITOR CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 25144499991     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.852161     Document Type: Conference Paper

References (9)

1. I. Fujimori et al., "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1827, Dec. 2000.
2. K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5 V sigma-delta modulator for broadband applications," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887-1899, Dec. 2001.
3. S. K. Gupta and V. Fong, "A 64 MHz clock-rate ΣΔ ADC with 88-dB SNR and - 105-dB IM3 distortion at a 1.5 MHz signal frequency," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1653-1663, Dec. 2002.
4. J. Silva et al., "Wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, pp. 737-738, Jun. 2001.
5. A. A. Hamoui and K. W. Martin, "High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΣΔ ADC's for broadband applications," IEEE Trans. Circuits Syst. I, Regular Papers, vol. 51, no. 1, pp. 72-85, Jan. 2004.
6. L. A. Williams and B. A. Wooley, "MIDAS-A functional simulator for mixed digital and analog sampled data systems," in Proc. IEEE Int. Symp. Circuits and Systems, May 1992, pp. 2148-2151.
7. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
8. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio SD modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, Mar. 2001.
9. T. B. Cho and P. R. Gray, "A 10-bit, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.