A micropower programmable DSP using approximate signal processing based on distributed arithmetic

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 2, 2004, Pages 337-347

  Amirtharajah, Rajeevan ^a   Chandrakasan, Anantha P ^b  

^a University of California Davis   (United States)

^b Massachusetts Institute of Technology   (United States)

Author keywords

Digital signal processing (DSP); Distributed arithmetic; Energy scavenging; Low power

Indexed keywords

ALGORITHMS; CALCULATIONS; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER SUPPLIES TO APPARATUS; MICROELECTROMECHANICAL DEVICES; POWER ELECTRONICS; TRANSDUCERS;

DISTRIBUTED ARITHMETIC; POWER DISSIPATION; PRECISION PROCESSING METHODS;

INTEGRATED CIRCUIT LAYOUT;

EID: 1242263410     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.821774     Document Type: Article

References (24)

1. J. T. Ludwig, S. H. Nawab, and A. P. Chandrakasan, "Low-power digital filtering using approximate processing," IEEE J. Solid-State Circuits, vol. 31, pp. 395-399, Mar. 1996.
2. C. J. Pan, "A stereo audio chip using approximate processing for decimation and interpolation filters," IEEE J. Solid-State Circuits, vol. 35, pp. 45-55, Jan. 2000.
3. C. Nicol, P. Larsson, K. Azadet, and J. O'Neil, "A low-power 128-tap digital adaptive equalizer for broadband modems," IEEE J. Solid-State Circuits, vol. 32, pp. 1777-1789, Nov. 1997.
4. P. Larsson and C. Nicol, "Self-adjusting bit-precision for low-power digital filters," in Symp. VLSI Circuits Dig. Tech. Papers, June 1997, pp. 123-124.
5. A. Peled and B. Liu, "A new hardware realization of digital filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-22, pp. 456-462, Dec. 1974.
6. S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Mag., vol. 6, pp. 4-19, July 1989.
7. T. Xanthopoulos and A. Chandrakasan, "A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization," IEEE J. Solid-State Circuits, vol. 35, pp. 740-750, May 2000.
8. S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamashita, H. Terane, and M. Yoshimoto, "A 100 MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 36, pp. 492-499, Apr. 1992.
9. M. T. Sun, T. C. Chen, and A. M. Gottlieb, "VLSI implementation of a 16 × 16 discrete cosine transform," IEEE Trans. Circuits Syst., vol. 36, pp. 610-617, Apr. 1989.
10. R. Amirtharajah, S. Meninger, J.-O. Mur-Miranda, A. Chandrakasan, and J. Lang, "A micropower programmable DSP powered using a MEMS-based vibration-to-electric energy converter," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2000, pp. 362-363, 469.
11. S. Meninger, J. O. Mur-Miranda, R. Amirtharajah, A. Chandrakasan, and J. Lang, "Vibration-to-electric energy conversion," IEEE Trans. VLSI Syst., vol. 9, pp. 64-76, Feb. 2001.
12. P. E. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., vol. 3, pp. 173-187, June 1995.
13. C.-Y. Tsui, K.-K. Chan, Q. Wu, C.-S. Ding, and M. Pedram, "A power estimation framework for designing low-power portable video applications," in Proc. 34th Design Automation Conf. (DAC'97), June 1997, pp. 415-420.
14. D. G. Gata et al., "A 1.1-V 270-μA mixed-signal hearing aid chip," IEEE J. Solid-State Circuits, vol. 37, pp. 1670-1678, Dec. 2002.
15. K. Stangel, S. Kolnsberg, D. Hammerschmidt, B. J. Hosticka, H. K. Trieu, and W. Mokwa, "A programmable intraocular CMOS pressure sensor system implant," IEEE J. Solid-State Circuits, vol. 36. pp. 1094-1100, July 2001.
16. M. Nadler and E. Smith, Pattern Recognition Engineering. New York: Wiley, 1993.
17. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1993.
18. J.-T. Yoo, K. F. Smith, and G. Gopalakrishnan, "A fast parallel squarer based on divide-and-conquer," IEEE J. Solid-State Circuits, vol. 32, pp. 909-912, June 1997.
19. J. Goodman and A. Chandrakasan, "An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1799-1809, Nov. 1998.
20. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 1996.
21. M. Tsukude, S. Kuge, T. Fujino, and K. Arimoto, "A 1.2- to 3.3-V wide voltage-range/low-power dram with a charge-transfer presensing scheme," IEEE J. Solid-State Circuits, vol. 32, pp. 1721-1727, Nov. 1997.
22. R. Evans and P. Franzon, "Energy consumption modeling and optimization for SRAMs," IEEE J. Solid-State Circuits, vol. 30, pp. 571-579, May 1995.
23. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
24. J. T. Kao and A. Chandrakasan, "Dual-threshold voltage techniques for low-power digital circuits," IEEE J. Solid-State Circuits, vol. 35, pp. 1009-1018, July 2000.