A 10.7-MHz self-calibrated switched-capacitor-based multibit second-order bandpass ∑Δ modulator with on-chip switched buffer

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 8, 2004, Pages 1341-1346

  Colonna, V ^a   Gandolfi, G ^a   Stefani, F ^a   Baschirotto, A ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF SALENTO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDPASS AMPLIFIERS; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POWER UTILIZATION; MICROPROCESSOR CHIPS; MODULATORS; SPURIOUS SIGNAL NOISE;

ANALOG SECURITY; SECOND-ORDER MODULATORS; SWITCHED BUFFERS;

CAPACITORS;

EID: 3843052433     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.831487     Document Type: Article

References (22)

1. F. W. Singor and W. M. Snelgrove, "Switohed-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz," IEEE J. Solid-State Circuits, vol. 30, pp. 184-192, Mar. 1995.
2. J. A. E. P. van Engelen, R. J. van de Plassche, E. Stikvoort, and A. G. Venes, "A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF," IEEE J. Solid-State Circuits, vol. 34, pp. 1753-1764, Dec. 1999.
3. D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, "A 3.3 V CMOS 10.7 MHz 6th-order bandpass ∑Δ modulator with 74 dB dynamic range," IEEE J. Solid-State Circuits, vol. 36, pp. 629-638, Apr. 2001.
4. L. Louis et al., "An eighth-order bandpass ∑Δ modulator for A/D conversion in digital radio," IEEE J. Solid-State Circuits, vol. 34, pp. 423-431, Apr. 1999.
5. A. K. Ong and B. A. Wooley, "A two-path bandpass ∑ Δ modulator for digital IF extraction at 20 MHz," IEEE J. Solid-State Circuits, vol. 32, pp. 1920-1934, Dec. 1997.
6. TV Ueno, A. Yasuda, T. Yamaji, and T. Itakura, "A fourth-order bandpass delta-sigma modulator using second-order bandpass noise-shaping dynamic element matching," IEEE J. Solid-State Circuits, vol. 37, pp. 809-816, July 2002.
7. B.-S. Song, "A fourth-order bandpass delta-sigma modulator with reduced number of op amps," IEEE J. Solid-State Circuits, vol. 30, pp. 1309-1315, Dec. 1995.
8. F. Adduci, M. Annovazzi, G. Boarin, A. Colaci, V. Colonna, G. Gandolfi, M. Sala, F. Salidu, F. Stefani, M. Frey, P. Kirchlechner, C. Kutschenreiter, and A. Baschirotto, "A DSP-based digital IF AM/FM car-radio receiver, " in Proc. XXIX Eur. Solid State Circuits Conf. (ESSCIRC2003), Estoril, Portugal, Sept. 2003, pp. 201-204.
9. T. L. Brooks et al., "A 16-b ∑Δ pipeline ADC with 2.5-MHz output data-rate," in IEEE ISSCC Dig. Tech. Papers, Feb. 1997, pp. 208-209, 458.
10. V. Colonna, A. Baschirotto, and G. Gandolfi, "Buffering stage to reduce spikes for SC input structure applied to high speed, high resolution A/D converters," Italian Patent Appl. MI2003A000154, Jan. 30, 2003.
11. H. W. Klein, "Switched-capacitor analog circuits with low input capacitance," U.S. Patent 5,617,093, Apr. 1, 1997.
12. E. J. van der Zwan, K. Philips, and C. A. A. Bastiaansen, "A 10.7-MHz IF-to-baseband ∑Δ A/D conversion system for AM/FM radio receivers," IEEE J. Solid-State Circuits, vol. 35, pp. 1810-1819, Dec. 2000.
13. S. Norsworthy, R. Schreier, and G. Ternes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1996.
14. R. W. Adams, "Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques," J. Audio Eng. Soc., pp. 153-166, Mar. 1986.
15. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, vol. 44, pp. 808-907, Oct. 1997.
16. C. Pinna and G. Niccolini, "Boosted switch device for a sampler of an analog/digital converter, and operating method thereof," U.S. Patent 6,518,901B2, Feb. 11, 2003.
17. G. Gandolfi, V. Colonna, M. Annovazzi, A. Baschirotto, and F. Stefani, "Self-tuning algorithms for high-performance bandpass switched-capacitor ∑Δ modulators," IEEE Trans. Circuits Syst. I, vol. 51, pp. 170-174, Jan. 2004.
18. J. M. Khoury, "Design of a 15-MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, pp. 1988-1997, Dec 1991.
19. C.-F. Chiou and R. Schaumann, "Design and performance of a fully integrated bipolar 10.7-MHz analog bandpass filter," IEEE J. Solid-State Circuits, vol. 21, pp. 6-14, Feb. 1986.
20. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," IEEE J. Solid-State Circuits, pp. 828-836, Dec 1984.
21. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
22. T. Shih, L. Der, S. H. Lewis, and P. Hurst, "A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection,"IEEE J. Solid-State Circuits, vol. 32, pp. 250-253, Feb. 1997.