14-bit 2.2-MS/s sigma-delta ADC's

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 7, 2000, Pages 968-976

  Morizio, James C ^a   Hoke, Michael ^a   Kocak, Taskin ^a   Geddie, Clark ^a   Hughes, Chris ^a   Perry, John ^a   Madhavapeddi, Srinadh ^a   Hood, Michael H ^a   Lynch, George ^b   Kondoh, Harufusa ^c   Kumamoto, Toshio ^c   Okuda, Takashi ^c   Noda, Hiroshi ^c   Ishiwaki, Masahiko ^c   Miki, Takahiro ^c   Nakaya, Masao ^c  

^a Mitsubishi Electronics America   (United States)

^b NVIDIA   (United States)

^c MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; DELTA SIGMA MODULATION; ENERGY DISSIPATION; ENERGY UTILIZATION; INTEGRATED CIRCUIT LAYOUT; MODULATORS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

CASCADED ANALOG-TO-DIGITAL CONVERTERS; SWITCHED-CAPACITOR CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 0034225391     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.848205     Document Type: Article

References (14)

1. J. Candy and G. Temes, Oversampling Delta-Sigma Data Converters. New York, NY: IEEE Press, 1992.
2. A. Feldman, "High speed, low power-delta modulators for RF baseband channel applications," Ph.D. dissertation, University of California, Berkeley, CA, June 1998.
3. M. Rebeschini, Delta Sigma Data Converters: Theory, Design, and Simulation. New York, NY: IEEE Press, 1996, ch. 6.
4. J. Morizio, "Adaptive gain sigma-delta architectures," Ph.D. dissertation, Duke University, Durham, NC, 1995.
5. T. Leslie and B. Singh, "An improved sigma-delta modulator architecture," in Proc. ICASSP, May 1990, pp. 372-375.
6. A. Yukawa, Oversampling A-D Conversion Techniques. Tokyo, Japan: Seiko Printing Press, , 1990, pp. 59-66.
7. G. Temes and T. Catatepe, "Multi-bit oversampled sigma-delta A/D converters with digital error correction," Electron. Lett., vol. 24, pp. 1051-1052, August 1988.
8. M. J. McNutt, S. LeMarquis, and J. L. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," IEEE J. Solid-State Circuits, vol. 29, pp. 611-616, May 1994.
9. C. S. G. Conroy, W. A. Lane, and M. A. Moran, "Statistical design techniques for D/A converters," IEEE J. Solid-State Circuits, vol. 24, pp. 1118-1128, April 1989.
10. K. Y. Kim, N. Kusayanagi, and A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, March 1997.
11. L. A. Williams and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," IEEE J. Solid-State Circuits, vol. 29, pp. 193-202, March 1994.
12. G. Yin and W. Sansen. "A high-frequency and high-resolution fourth-order sigma-delta A/D converter in BiCMOS technology," IEEE J Solid-State Circuits, vol. 29, pp. 857-865, August 1994.
13. T. Ritoniemi, E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, and T. Saramaki, "A stereo audio sigma-delta A/D-converter," IEEE J. Solid-State Circuits, vol. 29, pp. 1514-1523, December 1994.
14. Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, pp. 927-936, July 1999.