-
1
-
-
54249088405
-
Dynamic separation for transactional memory
-
March
-
Martín Abadi, Andrew Birrell,Tim Harris,Johnson Hsieh, and Michael Isard. Dynamic separation for transactional memory. Technical Report MSR-TR-2008-43, Microsoft Research, March 2008. 40, 95
-
(2008)
Technical Report MSR-TR-2008-43 Microsoft Research
, vol.40
, pp. 95
-
-
Abadi, M.1
Birrell, A.2
Harris, T.3
Hsieh, J.4
Isard, M.5
-
2
-
-
70349858618
-
Implementation and use of transactional memory with dynamic separation
-
March DOI: 10.1007/978-3-642-00722-4-6 40 95
-
Martín Abadi, Andrew Birrell, Tim Harris, Johnson Hsieh, and Michael Isard. Implementation and use of transactional memory with dynamic separation. In CC '09: Proc. International Conference on Compiler Construction, pages 63-77, March 2009. DOI: 10.1007/978-3-642-00722-4-6 40, 95
-
(2009)
CC ' 09: Proc. International Conference on Compiler Construction
, pp. 63-77
-
-
Abadi, M.1
Birrell, A.2
Harris, T.3
Hsieh, J.4
Isard, M.5
-
3
-
-
84865626596
-
Semantics of transactional memory and automatic mutual exclusion
-
January DOI: 10.1145/1328438.1328449 23, 31, 38, 40, 41, 68, 77 145
-
Martín Abadi, Andrew Birrell, Tim Harris, and Michael Isard. Semantics of transactional memory and automatic mutual exclusion. In POPL '08: Proc. 35th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 63-74, January 2008. DOI: 10.1145/1328438.1328449 23, 31, 38, 40, 41, 68, 77, 145
-
(2008)
POPL ' 08: Proc. 35th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 63-74
-
-
Abadi, M.1
Birrell, A.2
Harris, T.3
Michael, Isard.4
-
5
-
-
70350577057
-
Transactional memory with strong atomicity using off-the-shelf memory protection hardware
-
February DOI: 10.1145/1504176.1504203, 35, 71, 107, 109
-
Martín Abadi,Tim Harris, and Mojtaba Mehrara. Transactional memory with strong atomicity using off-the-shelf memory protection hardware. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 185-196, February 2009. DOI: 10.1145/1504176.1504203 35, 71, 107, 109
-
(2009)
PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 185-196
-
-
Abadi, M.1
Harris, T.2
Mehrara, M.3
-
6
-
-
54249099554
-
A model of dynamic separation for trans-actional memory
-
August DOI: 10.1007/978-3-540-85361-9-5 23, 95, 145
-
Martín Abadi, Tim Harris, and Katherine Moore. A model of dynamic separation for trans-actional memory. In CONCUR '08: Proc. 19th Confernece on Concurrency Theory, pages 6-20, August 2008. DOI: 10.1007/978-3-540-85361-9-5 23, 95, 145
-
(2008)
CONCUR '08: Proc. 19th Confernece on Concurrency Theory
, pp. 6-20
-
-
Abadi, M.1
Harris, T.2
Katherine, Moore.3
-
7
-
-
33746090532
-
Compiler and runtime support for efficient software transactional memory
-
DOI 10.1145/1133981.1133985, Conference on Programming Language Design and Implementation - PLAS 2006: Proceedings of the 2006 Programming Languages and Analysis for Security Workshop
-
Ali-Reza Adl-Tabatabai, Brian T. Lewis, Vijay Menon, Brian R. Murphy, Bratin Saha, and Tatiana Shpeisman. Compiler and runtime support for efficient software transactional memory. In PLDI '06: Proc. 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 26-37, June 2006. DOI: 10.1145/1133981.1133985 73, 102, 109 (Pubitemid 46946427)
-
(2006)
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
, pp. 26-37
-
-
Adl-Tabatabai, A.-R.1
Lewis, B.T.2
Menon, V.3
Murphy, B.R.4
Saha, B.5
Shpeisman, T.6
-
8
-
-
84921711230
-
Exceptions and transactions in C++
-
March 75, 80
-
Ali-Reza Adl-Tabatabai, Victor Luchangco, Virendra J. Marathe, Mark Moir, Ravi Narayanaswamy, Yang Ni, Dan Nussbaum, Xinmin Tian, Adam Welc, and Peng Wu. Exceptions and transactions in C++. In HotPar '09: Proc. 1st Workshop on Hot Topics in Parallelism, March 2009. 62, 75, 80
-
(2009)
HotPar '09: Proc. 1st Workshop on Hot Topics in Parallelism
, pp. 62
-
-
Adl-Tabatabai, A.-R.1
Luchangco, V.2
Marathe, V.J.3
Moir, M.4
Narayanaswamy, R.5
Ni, Y.6
Nussbaum, D.7
Tian, X.8
Welc, A.9
Wu, P.10
-
9
-
-
0030382365
-
Shared memory consistency models: A tutorial
-
December DOI: 10.1109/2.546611 103
-
Sarita V. Adve and Kourosh Gharachorloo. Shared memory consistency models: a tutorial. IEEE Computer, 29(12):66-76, December 1996. DOI: 10.1109/2.546611 103
-
(1996)
IEEE Computer
, vol.29
, Issue.12
, pp. 66-76
-
-
Adve, S.V.1
Gharachorloo, K.2
-
12
-
-
0033203782
-
An efficient meta-lock for implementing ubiquitous synchronization
-
November DOI: 10.1145/320384.320402 106
-
Ole Agesen, David Detlefs, Alex Garthwaite, Ross Knippel, Y. S. Ramakrishna, and Derek White. An efficient meta-lock for implementing ubiquitous synchronization. In OOPSLA '99: Proc. 14th ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pages 207-222, November 1999. DOI: 10.1145/320384.320402 106
-
(1999)
OOPSLA '99: Proc. 14th ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications
, pp. 207-222
-
-
Agesen, O.1
Detlefs, D.2
Garthwaite, A.3
Knippel, R.4
Ramakrishna, Y.S.5
White, D.6
-
15
-
-
28444494370
-
Unbounded transactional memory
-
February DOI: 10.1109/HPCA.2005.41 162, 164, 187
-
C. Scott Ananian, Krste Asanović, Bradley C. Kuszmaul, Charles E. Leiserson, and Sean Lie. Unbounded transactional memory. In HPCA '05: Proc. 11th International Symposium on High-Performance Computer Architecture, pages 316-327, February 2005. DOI: 10.1109/HPCA.2005.41 162, 164, 187
-
(2005)
HPCA '05: Proc. 11th International Symposium on High-Performance Computer Architecture
, pp. 316-327
-
-
Scott Ananian, C.1
Asanović, K.2
Kuszmaul, B.C.3
Leiserson, C.E.4
Lie, S.5
-
17
-
-
70349145841
-
Profiling transactional memory applications
-
February DOI: 10.1109/PDP.2009.3 90
-
Mohammad Ansari, Kim Jarvis, Christos Kotselidis, Mikel Luján, Chris Kirkham, and Ian Watson. Profiling transactional memory applications. In PDP '09: Proc. 17th Euromicro International Conference on Parallel, Distributed, and Network-based Processing, pages 11-20, February 2009. DOI: 10.1109/PDP.2009.35 90
-
(2009)
PDP '09: Proc. 17th Euromicro International Conference on Parallel, Distributed, and Network-based Processing
, pp. 11-20
-
-
Ansari, M.1
Jarvis, K.2
Kotselidis, C.3
Luján, M.4
Kirkham, C.5
Ian, Watson.6
-
18
-
-
51849086858
-
Advanced concurrency control for transactional memory using transaction commit rate
-
August Springer-Verlag Lecture Notes in Computer Science volume 5168 DOI: 10.1007/978-3-540-85451-7-77 54
-
Mohammad Ansari, Christos Kotselidis, Kim Jarvis, Mikel Luján, Chris Kirkham, and Ian Watson. Advanced concurrency control for transactional memory using transaction commit rate. In EUROPAR '08: Proc. 14th European Conference on Parallel Processing, pages 719-728, August 2008. Springer-Verlag Lecture Notes in Computer Science volume 5168. DOI: 10.1007/978-3-540-85451-7-77 54
-
(2008)
EUROPAR '08: Proc. 14th European Conference on Parallel Processing
, pp. 719-728
-
-
Ansari, M.1
Kotselidis, C.2
Jarvis, K.3
Luján, M.4
Kirkham, C.5
Ian, Watson.6
-
19
-
-
70449997248
-
Experiences using adaptive concurrency in transactional memory with Lee's routing algorithm (poster)
-
February DOI: 10.1145/1345206.1345246 54
-
Mohammad Ansari, Christos Kotselidis, Kim Jarvis, Mikel Lujan, Chris Kirkham, and Ian Watson. Experiences using adaptive concurrency in transactional memory with Lee's routing algorithm (poster). In PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 261-262, February 2008. DOI: 10.1145/1345206.1345246 54
-
(2008)
PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 261-262
-
-
Ansari, M.1
Kotselidis, C.2
Jarvis, K.3
Lujan, M.4
Kirkham, C.5
Ian, Watson.6
-
20
-
-
77954941548
-
Investigating contention management for complex transactional memory benchmarks
-
January
-
Mohammad Ansari, Christos Kotselidis, Mikel Luján, Chris Kirkham, and Ian Watson. Investigating contention management for complex transactional memory benchmarks. In MULTIPROG '09: Proc. 2nd Workshop on Programmability Issues for Multi-Core Computers, January 2009. 54
-
(2009)
MULTIPROG '09: Proc. 2nd Workshop on Programmability Issues for Multi-Core Computers
, pp. 54
-
-
Ansari, M.1
Kotselidis, C.2
Luján, M.3
Kirkham, C.4
Ian, Watson.5
-
21
-
-
59049102305
-
Steal-on-abort: Improving transactional memory performance through dynamic transaction reordering
-
January Springer-Verlag Lecture Notes in Computer Science volume 5409 DOI: 10.1007/978-3-540-92990-1-3 54
-
Mohammad Ansari, Mikel Luján, Christos Kotselidis, Kim Jarvis, Chris Kirkham, and Ian Watson. Steal-on-abort: improving transactional memory performance through dynamic transaction reordering. In HIPEAC '09: Proc. 4th International Conference on High Performance and Embedded Architectures and Compilers, pages 4-18, January 2009. Springer-Verlag Lecture Notes in Computer Science volume 5409. DOI: 10.1007/978-3-540-92990-1-3 54
-
(2009)
HIPEAC '09: Proc. 4th International Conference on High Performance and Embedded Architectures and Compilers
, pp. 4-18
-
-
Ansari, M.1
Luján, M.2
Kotselidis, C.3
Jarvis, K.4
Kirkham, C.5
Ian, Watson.6
-
23
-
-
70449646828
-
Inherent limitations on disjoint-access parallel implementations of transactional memory
-
August An earlier version appeared at TRANSACT '09, DOI: 10.1145/1583991.1584015 48
-
Hagit Attiya, Eshcar Hillel, and Alessia Milani. Inherent limitations on disjoint-access parallel implementations of transactional memory. In SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures, pages 69-78, August 2009. An earlier version appeared at TRANSACT '09. DOI: 10.1145/1583991.1584015 48
-
(2009)
SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures
, pp. 69-78
-
-
Attiya, H.1
Hillel, E.2
Alessia, Milani.3
-
24
-
-
48249136542
-
Maintaining consistent transactional states without a global clock
-
June Springer-Verlag Lecture Notes in Computer Science volume 5058 DOI: 10.1007/978-3-540-69355-0-12 122
-
Hillel Avni and Nir Shavit. Maintaining consistent transactional states without a global clock. In SIROCCO '08: Proc.15th International Colloquium on Structural Information and Communication Complexity, pages 131-140, June 2008. Springer-Verlag Lecture Notes in Computer Science volume 5058. DOI: 10.1007/978-3-540-69355-0-12 122
-
(2008)
SIROCCO '08: Proc.15th International Colloquium on Structural Information and Communication Complexity
, pp. 131-140
-
-
Avni, H.1
Nir, Shavit.2
-
25
-
-
47849112319
-
The OpenTM transactional application programming interface
-
September DOI: 10.1109/PACT.2007.74 44
-
Woongki Baek,Chi Cao Minh,MartinTrautmann,Christos Kozyrakis,and Kunle Olukotun. The OpenTM transactional application programming interface. In PACT '07: Proc. 16th International Conference on Parallel Architecture and Compilation Techniques, pages 376-387, September 2007. DOI: 10.1109/PACT.2007.74 44
-
(2007)
PACT '07: Proc. 16th International Conference on Parallel Architecture and Compilation Techniques
, pp. 376-387
-
-
Baek, W.1
Cao Minh, C.2
Trautmann, M.3
Kozyrakis, C.4
Olukotun, K.5
-
26
-
-
34548742772
-
A key-based adaptive transactional memory executor
-
DOI 10.1109/IPDPS.2007.370498, Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM
-
Tongxin Bai, Xipeng Shen, Chengliang Zhang, William N. Scherer III, Chen Ding, and Michael L. Scott. A key-based adaptive transactional memory executor. In NSF Next Generation Software Program Workshop, held in conjunction with IPDPS, 2007. Also available as TR 909, Department of Computer Science, University of Rochester, December 2006. DOI: 10.1109/IPDPS.2007.370498 53 (Pubitemid 47428605)
-
(2007)
Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM
, pp. 4228226
-
-
Bai, T.1
Shen, X.2
Zhang, C.3
Scherer III, W.N.4
Ding, C.5
Scott, M.L.6
-
28
-
-
52649143372
-
Using hardware memory protection to build a high-performance, strongly atomic hybrid transactional memory
-
June DOI: 10.1145/1394608.1382132 71, 107, 166, 191, 200, 201
-
Lee Baugh, Naveen Neelakantam, and Craig Zilles. Using hardware memory protection to build a high-performance, strongly atomic hybrid transactional memory. In ISCA '08: Proc. 35th Annual International Symposium on Computer Architecture, pages 115-126, June 2008. DOI: 10.1145/1394608.1382132 71, 107, 166, 191, 200, 201
-
(2008)
ISCA '08: Proc. 35th Annual International Symposium on Computer Architecture
, pp. 115-126
-
-
Baugh, L.1
Neelakantam, N.2
Zilles, C.3
-
29
-
-
52249108484
-
An analysis of I/O and syscalls in critical sections and their implications for transactional memory
-
August DOI: 10.1109/ISPASS.2008.4510738 88
-
Lee Baugh and Craig Zilles. An analysis of I/O and syscalls in critical sections and their implications for transactional memory. In TRANSACT '07: 2nd Workshop on Transactional Computing, August 2007. DOI: 10.1109/ISPASS.2008. 4510738 88
-
(2007)
TRANSACT '07: 2nd Workshop on Transactional Computing
-
-
Baugh, L.1
Craig, Zilles.2
-
30
-
-
72249116705
-
Grace: Safe multithreaded programming for C/C++
-
October DOI: 10.1145/1640089.1640096 55 99 128
-
Emery D. Berger, Ting Yang, Tongping Liu, and Gene Novark. Grace: safe multithreaded programming for C/C++. In OOPSLA '09: Porc. 24th ACM SIGPLAN Conference on Object-Oriented Programming Systems Languages and Applications,pages 81-96, October 2009. DOI: 10.1145/1640089.1640096 55, 99, 128
-
(2009)
OOPSLA '09: Porc. 24th ACM SIGPLAN Conference on Object-Oriented Programming Systems Languages and Applications
, pp. 81-96
-
-
Berger, E.D.1
Yang, T.2
Liu, T.3
Novark, G.4
-
31
-
-
0025514395
-
Transaction processing monitors
-
DOI 10.1145/92755.92767
-
Philip A.Bernstein.Transaction processing monitors. Communications of the ACM,33(11):75-86, 1990. DOI: 10.1145/92755.92767 5, 88 (Pubitemid 20739398)
-
(1990)
Communications of the ACM
, vol.33
, Issue.11
, pp. 75-86
-
-
Berstein Philip, A.1
-
33
-
-
0014814325
-
Space/time trade-offs in hash coding with allowable errors
-
DOI: 10.1145/362686.362692 107, 124 193
-
Burton H. Bloom. Space/time trade-offs in hash coding with allowable errors. Communications of the ACM, 13(7):422-426, 1970. DOI: 10.1145/362686.362692 107, 124, 193
-
(1970)
Communications of the ACM
, vol.13
, Issue.7
, pp. 422-426
-
-
Bloom, B.H.1
-
34
-
-
35348871241
-
Making the fast case common andthe uncommoncase simpleinunbounded transactional memory
-
DOI: 10.1145/1273440.1250667 150, 172, 173 188
-
Colin Blundell, Joe Devietti, E. Christopher Lewis, and Milo M. K. Martin. Making the fast case common andthe uncommoncase simpleinunbounded transactional memory.SIGARCH Computer Architecture News, 35(2):24-34, 2007. DOI: 10.1145/1273440.1250667 150, 172, 173, 188
-
(2007)
SIGARCH Computer Architecture News
, vol.35
, Issue.2
, pp. 24-34
-
-
Blundell, C.1
Devietti, J.2
Christopher Lewis, E.3
Martin M. K, M.4
-
35
-
-
33745207256
-
Deconstructing transactions: The subtleties of atomicity
-
June 30 31 64
-
Colin Blundell, E. Christopher Lewis, and Milo M. K. Martin. Deconstructing transactions: The subtleties of atomicity. In WDDD '05: Proc. 4th Annual Workshop on Duplicating, Deconstructing, and Debunking, June 2005. 30, 31, 64
-
(2005)
WDDD '05: Proc. 4th Annual Workshop on Duplicating, Deconstructing, and Debunking
-
-
Blundell, C.1
Christopher Lewis, E.2
Martin M. K, M.3
-
36
-
-
33846666138
-
Subtleties of transactional memory atomicity semantics
-
DOI 10.1109/L-CA.2006.18
-
Colin Blundell, E. Christopher Lewis, and Milo M. K. Martin. Subtleties of transac-tional memory atomicity semantics. Computer Architecture Letters, 5(2), November 2006. DOI: 10.1109/L-CA.2006.18 30, 31, 64 (Pubitemid 46190872)
-
(2006)
IEEE Computer Architecture Letters
, vol.5
, Issue.2
-
-
Blundell, C.1
Christopher Lewis, E.2
Martin, M.M.K.3
-
37
-
-
33846471719
-
Unrestricted transactional memory: Supporting I/O and system calls within transactions
-
Department of Computer and Information Science, University of Pennsylvania April 21 81, 87 141
-
Colin Blundell, E. Christopher Lewis, and Milo M. K. Martin. Unrestricted transactional memory: Supporting I/O and system calls within transactions. Technical Report CIS-06-09, Department of Computer and Information Science, University of Pennsylvania, April 2006. 21, 81, 87, 141
-
(2006)
Technical Report CIS-06-09
-
-
Blundell, C.1
Christopher Lewis, E.2
Martin M. K, M.3
-
38
-
-
70450248788
-
InvisiFence: Performance-transparent memory ordering in conventional multiprocessors
-
July DOI: 10.1145/1555754.1555785 150, 154
-
Colin Blundell, Milo M.K. Martin, and Thomas F. Wenisch. InvisiFence: performance-transparent memory ordering in conventional multiprocessors. In ISCA '09: Proc. 36th annual International Symposium on Computer Architecture, pages 233-244, July 2009. DOI: 10.1145/1555754.1555785 150, 154
-
(2009)
ISCA '09: Proc. 36th Annual International Symposium on Computer Architecture
, pp. 233-244
-
-
Blundell, C.1
Martin M. K, M.2
Wenisch, T.F.3
-
39
-
-
52649149963
-
To-kenTM: Efficient execution of large transactions with hardware transactional memory
-
June 189, 191
-
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael M. Swift, and David A. Wood. To-kenTM: Efficient execution of large transactions with hardware transactional memory. In ISCA '08: Proc. 35th Annual International Symposium on Computer Architecture, pages 127-138, June 2008. 189, 191
-
(2008)
ISCA '08: Proc. 35th Annual International Symposium on Computer Architecture
, pp. 127-138
-
-
Bobba, J.1
Goyal, N.2
Hill, M.D.3
Swift, M.M.4
Wood, D.A.5
-
40
-
-
35348875372
-
Performance pathologies in hardware transactional memory
-
DOI 10.1145/1250662.1250674, ISCA'07: 34th Annual International Symposium on Computer Architecture, Conference Proceedings
-
Jayaram Bobba, Kevin E. Moore, Luke Yen, Haris Volos,Mark D. Hill, Michael M. Swift,and David A. Wood. Performance pathologies in hardware transactional memory. In ISCA '07: Proc. 34th Annual International Symposium on Computer Architecture, pages 81-91, June 2007. DOI: 10.1145/1250662.1250674 14, 50 (Pubitemid 47582093)
-
(2007)
Proceedings - International Symposium on Computer Architecture
, pp. 81-91
-
-
Bobba, J.1
Moore, K.E.2
Volos, H.3
Yen, L.4
Hill, M.D.5
Swift, M.M.6
Wood, D.A.7
-
42
-
-
85092788175
-
Transactional memory should be an implementation technique, not a programming interface
-
March
-
Hans-J. Boehm. Transactional memory should be an implementation technique, not a programming interface. In HotPar '09: Proc. 1st Workshop on Hot Topics in Parallelism, March 2009. 96
-
(2009)
HotPar '09: Proc. 1st Workshop on Hot Topics in Parallelism
, pp. 96
-
-
Boehm, Hans-J.1
-
46
-
-
34250628463
-
Combining software transactional memory with a domain modeling language to simplify web application development
-
DOI 10.1145/1145581.1145640, ICWE'06: The Sixth International Conference on Web Engineering
-
João Cachopo and António Rito-Silva. Combining software transactional memory with a domain modeling language to simplify web application development. In ICWE '06: Proc. 6th International Conference on Web Engineering, pages 297-304, July 2006. DOI: 10.1145/1145581.1145640 143 (Pubitemid 46946832)
-
(2006)
ICWE'06: The Sixth International Conference on Web Engineering
, pp. 297-304
-
-
Cachopo, J.1
Rito-Silva, A.2
-
48
-
-
35348853739
-
An effective hybrid transactional memory system with strong isolation guarantees
-
DOI 10.1145/1250662.1250673, ISCA'07: 34th Annual International Symposium on Computer Architecture, Conference Proceedings
-
Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Austen McDonald, Nathan Bronson, Jared Casper, Christos Kozyrakis, and Kunle Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In ISCA '07: Proc. 34th Annual International Symposium on Computer Architecture, pages 69-80, June 2007. DOI: 10.1145/1250662.1250673 199 (Pubitemid 47582092)
-
(2007)
Proceedings - International Symposium on Computer Architecture
, pp. 69-80
-
-
Minh, C.C.1
Trautmann, M.2
Chung, J.3
McDonald, A.4
Bronson, N.5
Casper, J.6
Kozyrakis, C.7
Olukotun, K.8
-
49
-
-
33745223188
-
Transactional execution of Java programs
-
October
-
Brian D. Carlstrom, JaeWoong Chung, Hassan Chafi, Austen McDonald, Chi Cao Minh, Lance Hammond, Christos Kozyrakis, and Kunle Olukotun. Transactional execution of Java programs. In SCOOL '05: Proc. OOPSLA Workshop on Synchronization and Concurrency in Object-Oriented Languages, October 2005. 86
-
(2005)
SCOOL '05: Proc. OOPSLA Workshop on Synchronization and Concurrency in Object-Oriented Languages
, pp. 86
-
-
Carlstrom, B.D.1
Chung, J.2
Chafi, H.3
McDonald, A.4
Cao Minh, C.5
Hammond, L.6
Kozyrakis, C.7
Olukotun, K.8
-
50
-
-
33746070807
-
The Atomos transactional programming language
-
DOI 10.1145/1133981.1133983, Conference on Programming Language Design and Implementation - PLAS 2006: Proceedings of the 2006 Programming Languages and Analysis for Security Workshop
-
Brian D. Carlstrom, Austen McDonald, Hassan Chafi, JaeWoong Chung, Chi Cao Minh, Christos Kozyrakis, and Kunle Olukotun. The Atomos transactional programming language. In PLDI '06: Proc. 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 1-13, June 2006. DOI: 10.1145/1133981.1133983 62, 74, 75, 81, 88 (Pubitemid 46946425)
-
(2006)
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
, pp. 1-13
-
-
Carlstrom, B.D.1
McDonald, A.2
Chafi, H.3
Chung, J.4
Minh, C.C.5
Kozyrakis, C.6
Olukotun, K.7
-
51
-
-
63149101502
-
Versioned trans-actional shared memory for the FénixEDU web application
-
March DOI: 10.1145/1435523.1435526 143
-
Nuno Carvalho, João Cachopo, Luís Rodrigues, and António Rito-Silva. Versioned trans-actional shared memory for the FénixEDU web application. In SDDDM '08: Proc. 2nd Workshop on Dependable Distributed Data Management, pages 15-18, March 2008. DOI: 10.1145/1435523. 1435526 143
-
(2008)
SDDDM '08: Proc. 2nd Workshop on Dependable Distributed Data Management
, pp. 15-18
-
-
Carvalho, N.1
Cachopo, J.2
Rodrigues, L.3
Rito-Silva, A.4
-
52
-
-
55149090525
-
Software transactional memory:why is it only a research toy?
-
November DOI: 10.1145/1400214.1400228 10
-
Calin Cascaval, Colin Blundell, Maged Michael, Harold W. Cain, Peng Wu, Stefanie Chiras, and Siddhartha Chatterjee. Software transactional memory:why is it only a research toy? Communications of the ACM,51(11):40-46,November 2008.DOI: 10.1145/1400214.1400228 10
-
(2008)
Communications of the ACM
, vol.51
, Issue.11
, pp. 40-46
-
-
Cascaval, C.1
Blundell, C.2
Michael, M.3
Cain, H.W.4
Wu, P.5
Chiras, S.6
Chatterjee, S.7
-
53
-
-
33845866604
-
Bulk disambiguation of speculative threads in multiprocessors
-
DOI 10.1109/ISCA.2006.13, 1635955, Proceedings - 33rd International Symposium on Computer Architecture,ISCA 2006
-
Luis Ceze, James Tuck, Calin Cascaval, and Josep Torrellas. Bulk disambiguation of speculative threads in multiprocessors. In ISCA '06: Proc. 33rd Annual International Symposium on Computer Architecture, pages 227-238, June 2006. DOI: 10.1109/ISCA.2006.13 147, 170, 174, 176, 177 (Pubitemid 46016618)
-
(2006)
Proceedings - International Symposium on Computer Architecture
, vol.2006
, pp. 227-238
-
-
Ceze, L.1
Tuck, J.2
Cascaval, C.3
Torrellas, J.4
-
54
-
-
32844465608
-
TAPE: A transactional application profiling environment
-
DOI 10.1145/1088149.1088176, ICS05 - Proceedings of the 19th ACM International Conference on Supercomputing
-
Hassan Chafi, Chi Cao Minh, Austen McDonald, Brian D. Carlstrom, JaeWoong Chung, Lance Hammond, Christos Kozyrakis, and Kunle Olukotun. TAPE: A transactional application profiling environment. In ICS '05: Proc. 19th Annual International Conference on Supercomputing, pages 199-208, June 2005. DOI: 10.1145/1088149.1088176 90 (Pubitemid 43251324)
-
(2005)
Proceedings of the International Conference on Supercomputing
, pp. 199-208
-
-
Chafi, H.1
Minh, C.C.2
McDonald, A.3
Carlstrom, B.D.4
Chung, J.5
Hammond, L.6
Kozyrakis, C.7
Olukotun, K.8
-
55
-
-
34547700390
-
A scalable, non-blocking approach to transactional memory
-
DOI 10.1109/HPCA.2007.346189, 4147652, 2007 IEEE 13th Annual International Symposium on High Performance Computer Architecture, HPCA-13
-
HassanChafi,Jared Casper,BrianD.Carlstrom,AustenMcDonald,Chi Cao Minh,Woongki Baek, Christos Kozyrakis, and Kunle Olukotun. A scalable, non-blocking approach to trans-actional memory. In HPCA '07: Proc. 13th International Symposium on High-Performance Computer Architecture, pages 97-108, February 2007. DOI: 10.1109/HPCA.2007.346189 181 (Pubitemid 47208156)
-
(2007)
Proceedings - International Symposium on High-Performance Computer Architecture
, pp. 97-108
-
-
Chafi, H.1
Casper, J.2
Carlstrom, B.D.3
McDonald, A.4
Minh, C.C.5
Baek, W.6
Kozyrakis, C.7
Olukotun, K.8
-
57
-
-
0023961031
-
801 storage: Architecture and programming
-
DOI 10.1145/35037.42270
-
Albert Chang and Mark F. Mergen. 801 storage: architecture and programming. In TOCS: ACM Transactions on Computer Systems, volume 6, pages 28-50, 1988. DOI: 10.1145/35037.42270 194 (Pubitemid 18574133)
-
(1988)
ACM Transactions on Computer Systems
, vol.6
, Issue.1
, pp. 28-50
-
-
Chang, A.1
Mergen, M.F.2
-
58
-
-
65549167440
-
Rock: A high-performance Sparc CMT processor
-
DOI: 10.1109/MM.2009.34 161
-
Shailender Chaudhry, Robert Cypher, Magnus Ekman, Martin Karlsson, Anders Landin, Sherman Yip, Håkan Zeffer, and Marc Tremblay. Rock: A high-performance Sparc CMT processor. IEEE Micro, 29(2):6-16, 2009. DOI: 10.1109/MM.2009.34 161
-
(2009)
IEEE Micro
, vol.29
, Issue.2
, pp. 6-16
-
-
Chaudhry, S.1
Cypher, R.2
Ekman, M.3
Karlsson, M.4
Landin, A.5
Yip, S.6
Zeffer, H.7
Tremblay, M.8
-
59
-
-
67650095385
-
Inferring locks for atomic sections
-
June DOI: 10.1145/1375581.1375619 9, 65
-
Sigmund Cherem,Trishul Chilimbi, and Sumit Gulwani. Inferring locks for atomic sections. In PLDI '08: Proc. 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 304-315, June 2008. DOI: 10.1145/1375581.1375619 9, 65
-
(2008)
PLDI '08: Proc. 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 304-315
-
-
Cherem, S.1
Chilimbi, T.2
Gulwani, S.3
-
60
-
-
80052339383
-
Some experiments on the recognition of speech, with one and with two ears
-
DOI: 10.1121/1.1907229 2
-
Colin E. Cherry. Some experiments on the recognition of speech, with one and with two ears. Journal of the Acoustical Society of America, 25(5):975-979, 1953. DOI: 10.1121/1.1907229 2
-
(1953)
Journal of the Acoustical Society of America
, vol.25
, Issue.5
, pp. 975-979
-
-
Cherry, C.E.1
-
61
-
-
77954573319
-
Evaluation of AMD's advanced synchronization facility within a complete transac-tional memory stack
-
DOI: 10.1145/1755913.1755918 13, 14, 149 150 158
-
Dave Christie,Jae-Woong Chung,Stephan Diestelhorst,Michael Hohmuth,Martin Pohlack, Christof Fetzer, Martin Nowack, Torvald Riegel, Pascal Felber, Patrick Marlier, and Etienne Riviere. Evaluation of AMD's advanced synchronization facility within a complete transac-tional memory stack. In EuroSys '10: Proc. 5th ACM European Conference on Computer Systems, April 2010. DOI: 10.1145/1755913.1755918 13, 14, 149, 150, 158
-
EuroSys '10: Proc. 5th ACM European Conference on Computer Systems, April 2010
-
-
Christie, D.1
Chung, J.2
Diestelhorst, S.3
Hohmuth, M.4
Pohlack, M.5
Fetzer, C.6
Nowack, M.7
Riegel, T.8
Felber, P.9
Marlier, P.10
Riviere, E.11
-
62
-
-
34547436851
-
Unbounded page-based transactional memory
-
DOI 10.1145/1168857.1168901, ASPLOS XII: Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems
-
Weihaw Chuang,Satish Narayanasamy,GaneshVenkatesh,Jack Sampson,MichaelVan Bies-brouck, Gilles Pokam, Brad Calder, and Osvaldo Colavin. Unbounded page-based transac-tional memory. In ASPLOS '06: Proc. 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 347-358, October 2006. DOI: 10.1145/1168857.1168901 196 (Pubitemid 47168414)
-
(2006)
International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS
, pp. 347-358
-
-
Chuang, W.1
Narayanasamy, S.2
Venkatesh, G.3
Sampson, J.4
Van Biesbrouck, M.5
Pokam, G.6
Calder, B.7
Colavin, O.8
-
64
-
-
34547463116
-
Tradeoffs in transactional memory virtualization
-
DOI 10.1145/1168857.1168903, ASPLOS XII: Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems
-
JaeWoong Chung, Chi Cao Minh, Austen McDonald,Travis Skare, Hassan Chafi, Brian D. Carlstrom, Christos Kozyrakis, and Kunle Olukotun. Tradeoffs in transactional memory virtualization. In ASPLOS '06: Proc. 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 371-381, October 2006. DOI: 10.1145/1168857.1168903 196 (Pubitemid 47168416)
-
(2006)
International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS
, pp. 371-381
-
-
Chung, J.1
Minh, C.C.2
McDonald, A.3
Skare, T.4
Chafi, H.5
Carlstrom, B.D.6
Kozyrakis, C.7
Olukotun, K.8
-
65
-
-
33748847902
-
The common case transactional behavior of multithreaded programs
-
DOI 10.1109/HPCA.2006.1598135, 1598135, Proceedings - Twelfth International Symposium on High-Performance Computer Architecture, 2006
-
JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Austen McDonald, Brian D. Carlstrom, Christos Kozyrakis, and Kunle Olukotun. The common case transactional behavior of multithreaded programs. In HPCA '06: Proc. 12th International Symposium on High-Performance Computer Architecture, pages 266-277, February 2006. DOI: 10.1109/HPCA.2006.1598135 90 (Pubitemid 44418397)
-
(2006)
Proceedings - International Symposium on High-Performance Computer Architecture
, vol.2006
, pp. 271-282
-
-
Chung, J.1
Chafi, H.2
Minh, C.C.3
McDonald, A.4
Carlstrom, B.5
Kozyrakis, C.6
Olukotun, K.7
-
66
-
-
77954918076
-
HTM will not save the world May 2010
-
Presentation at 149, 150, 162
-
Cliff Click. HTM will not save the world, May 2010. Presentation at TMW10 workshop, http://sss.cs.purdue.edu/projects/tm/tmw2010/Schedule.html. 149, 150, 162
-
TMW10 Workshop
-
-
Click, C.1
-
67
-
-
84976691730
-
System deadlocks
-
DOI: 10.1145/356586.356588s 158
-
E. G. Coffman, M. Elphick, and A. Shoshani. System deadlocks. ACM Computing Surveys, 3(2):67-78, 1971. DOI: 10.1145/356586.356588 158
-
(1971)
ACM Computing Surveys
, vol.3
, Issue.2
, pp. 67-78
-
-
Coffman, E.G.1
Elphick, M.2
Shoshani, A.3
-
68
-
-
47349122939
-
Verifying correctness of transactional memories
-
November DOI: 10.1109/FAMCAD.2007.40 144
-
Ariel Cohen, John W. O'Leary, Amir Pnueli, Mark R. Tuttle, and Lenore D. Zuck. Verifying correctness of transactional memories. In FMCAD '07: Proc. 7th International Conference on Formal Methods in Computer-Aided Design, pages 37-44, November 2007. DOI: 10.1109/FAMCAD.2007.40 144
-
(2007)
FMCAD '07: Proc. 7th International Conference on Formal Methods in Computer-Aided Design
, pp. 37-44
-
-
Cohen, A.1
O'Leary, J.W.2
Pnueli, A.3
Tuttle, M.R.4
Zuck, L.D.5
-
70
-
-
0003837824
-
-
Compaq October, Version 4. 35, 155
-
Compaq. Alpha architecture handbook. October 1998. Version 4. 35, 155
-
(1998)
Alpha Architecture Handbook
-
-
-
72
-
-
0028261365
-
Software versus hardware shared-memory implementation: A case study
-
April DOI: 10.1145/192007.192021 142
-
A. L. Cox, S. Dwarkadas, P. Keleher, H. Lu, R. Rajamony, and W. Zwaenepoel. Software versus hardware shared-memory implementation: a case study. In ISCA '94: Proc. 21st Annual International Symposium on Computer Architecture, pages 106-117, April 1994. DOI: 10.1145/192007.192021 142
-
(1994)
ISCA '94: Proc. 21st Annual International Symposium on Computer Architecture
, pp. 106-117
-
-
Cox, A.L.1
Dwarkadas, S.2
Keleher, P.3
Lu, H.4
Rajamony, R.5
Zwaenepoel, W.6
-
73
-
-
70449688522
-
Integrating transactional memory into C++
-
August
-
Lawrence Crowl, Yossi Lev, Victor Luchangco, Mark Moir, and Dan Nussbaum. Integrating transactional memory into C++. In TRANSACT '07: 2nd Workshop on Transactional Computing, August 2007. 62
-
(2007)
TRANSACT '07: 2nd Workshop on Transactional Computing
, pp. 62
-
-
Crowl, L.1
Lev, Y.2
Luchangco, V.3
Moir, M.4
Nussbaum, D.5
-
74
-
-
47249148516
-
Keep off the grass: Locking the right path for atomicity
-
March DOI: 10.1007/978-3-540-78791-4-19 9, 65
-
Dave Cunningham, Khilan Gudka, and Susan Eisenbach. Keep off the grass: locking the right path for atomicity. In CC '08: Proc. International Conference on Compiler Construction, pages 276-290, March 2008. DOI: 10.1007/978-3-540- 78791-4-19 9, 65
-
(2008)
CC '08: Proc. International Conference on Compiler Construction
, pp. 276-290
-
-
Cunningham, D.1
Gudka, K.2
Eisenbach, S.3
-
77
-
-
77749243410
-
NOrec: Streamlining STM by abolishing ownership records
-
January DOI: 10.1145/1693453.1693464 15, 55, 102, 124, 126 167
-
Luke Dalessandro, Michael F. Spear, and Michael L. Scott. NOrec: Streamlining STM by abolishing ownership records. In PPoPP '10: Proc.15th ACM Symposium on Principles and Practice of Parallel Programming,pages 67-78, January 2010. DOI: 10.1145/1693453.1693464 15, 55, 102, 124, 126, 167
-
(2010)
PPoPP '10: Proc.15th ACM Symposium on Principles and Practice of Parallel Programming
, pp. 67-78
-
-
Dalessandro, L.1
Spear, M.F.2
Scott, M.L.3
-
78
-
-
34547403150
-
Hybrid transactional memory
-
DOI 10.1145/1168857.1168900, ASPLOS XII: Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems
-
Peter Damron, Alexandra Fedorova, Yossi Lev, Victor Luchangco, Mark Moir, and Dan Nussbaum. Hybrid transactional memory. In ASPLOS '06: Proc. 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 336-346, October 2006. DOI: 10.1145/1168857.1168900 15, 165 (Pubitemid 47168413)
-
(2006)
International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS
, pp. 336-346
-
-
Damron, P.1
Fedorova, A.2
Lev, Y.3
Luchangco, V.4
Moir, M.5
Nussbaum, D.6
-
80
-
-
84943385246
-
The Transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges
-
March DOI: 10.1109/CGO.2003.1191529 161
-
James C. Dehnert, Brian K. Grant, John P. Banning, Richard Johnson, Thomas Kistler, Alexander Klaiber, and Jim Mattson. The Transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In CGO '03: Proc. International Symposium on Code Generation and Optimization, pages 15-24, March 2003. DOI: 10.1109/CGO.2003. 1191529 161
-
(2003)
CGO '03: Proc. International Symposium on Code Generation and Optimization
, pp. 15-24
-
-
Dehnert, J.C.1
Grant, B.K.2
Banning, J.P.3
Johnson, R.4
Kistler, T.5
Klaiber, A.6
Mattson, J.7
-
81
-
-
77954891612
-
Transacting pointer-based accesses in an object-based software transactional memory system
-
105
-
David Detlefs and Lingli Zhang. Transacting pointer-based accesses in an object-based software transactional memory system. In TRANSACT '09: 4th Workshop on Transactional Computing, February 2009. 68, 83, 105
-
(2009)
TRANSACT '09: 4th Workshop on Transactional Computing
, vol.68
, pp. 83
-
-
Detlefs, D.1
Zhang, L.2
-
82
-
-
33845185999
-
Transactional locking II
-
September. Springer-Verlag Lecture Notes in Computer Science volume 4167 DOI: 10.1007/11864219-14, 13, 15, 29, 47, 102, 105, 116, 122
-
Dave Dice, Ori Shalev, and Nir Shavit. Transactional locking II. In DISC '06: Proc. 20th International Symposium on Distributed Computing, pages 194-208, September 2006. Springer-Verlag Lecture Notes in Computer Science volume 4167. DOI: 10.1007/11864219-14 13, 15, 29, 47, 102, 105, 116, 122
-
(2006)
DISC '06: Proc. 20th International Symposium on Distributed Computing
, pp. 194-208
-
-
Dice, D.1
Shalev, O.2
Shavit, N.3
-
83
-
-
34547670723
-
Understanding tradeoffs in software transactional memory
-
DOI 10.1109/CGO.2007.38, 4145102, International Symposium on Code Generation and Optimization, CGO 2007
-
Dave Dice and Nir Shavit. Understanding tradeoffs in software transactional memory. In CGO '07: Proc. International Symposium on Code Generation and Optimization, pages 21-33, March 2007. DOI: 10.1109/CGO.2007.38 116 (Pubitemid 47214296)
-
(2007)
International Symposium on Code Generation and Optimization, CGO 2007
, pp. 21-33
-
-
Dice, D.1
Shavit, N.2
-
84
-
-
34548222913
-
What really makes transactions faster?
-
June 108, 116
-
David Dice and Nir Shavit. What really makes transactions faster? In TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006. 47, 108, 116
-
(2006)
TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing
, pp. 47
-
-
Dice, D.1
Shavit, N.2
-
86
-
-
79953119445
-
Implementing AMD's Advanced Synchronization Facility in an out-of-order x86 core
-
April
-
Stephan Diestelhorst,Martin Pohlack,Michael Hohmuth,Dave Christie,Jae-Woong Chung, and Luke Yen. Implementing AMD's Advanced Synchronization Facility in an out-of-order x86 core. In TRANSACT '10: 5th Workshop on Transactional Computing, April 2010. 169
-
(2010)
TRANSACT '10: 5th Workshop on Transactional Computing
, pp. 169
-
-
Diestelhorst, S.1
Pohlack, M.2
Hohmuth, M.3
Christie, D.4
Chung, J.5
Yen, L.6
-
87
-
-
35448991274
-
Software behavior oriented parallelization
-
DOI 10.1145/1250734.1250760, PLDI'07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation
-
Chen Ding, Xipeng Shen, Kirk Kelsey, Chris Tice, Ruke Huang, and Chengliang Zhang. Software behavior oriented parallelization. In PLDI '07: Proc. 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 223-234, June 2007. DOI: 10.1145/1250734.1250760 xiii, 55, 99, 128 (Pubitemid 47630690)
-
(2007)
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
, pp. 223-234
-
-
Ding, C.1
Shen, X.2
Kelsey, K.3
Tice, C.4
Huang, R.5
Zhang, C.6
-
88
-
-
84865020867
-
Towards formally specifying and verifying transactional memory
-
November 145
-
Simon Doherty, Lindsay Groves, Victor Luchangco, and Mark Moir. Towards formally specifying and verifying transactional memory. In Refinement Workshop 2009, November 2009. 23, 145
-
(2009)
Refinement Workshop 2009
, pp. 23
-
-
Doherty, S.1
Groves, L.2
Luchangco, V.3
Moir, M.4
-
89
-
-
57649103178
-
CAR-STM: Scheduling-based collision avoidance and resolution for software transactional memory
-
August DOI: 10.1145/1400751.1400769 53
-
Shlomi Dolev, Danny Hendler, and Adi Suissa. CAR-STM: scheduling-based collision avoidance and resolution for software transactional memory. In PODC '08: Proc. 27th ACM Symposium on Principles of Distributed Computing, pages 125-134, August 2008. DOI: 10.1145/1400751.1400769 53
-
(2008)
PODC '08: Proc. 27th ACM Symposium on Principles of Distributed Computing
, pp. 125-134
-
-
Dolev, S.1
Hendler, D.2
Suissa, A.3
-
91
-
-
77954901103
-
Why STM can be more than a research toy
-
LPD (Distributed Programming Laboratory), EPFL
-
Aleksandar Dragojević, Pascal Felber, Vincent Gramoli, and Rachid Guerraoui. Why STM can be more than a research toy. Technical Report LPD-REPORT-2009-003, LPD (Distributed Programming Laboratory), EPFL, 2009. 10
-
(2009)
Technical Report LPD-REPORT-2009-003
, pp. 10
-
-
Dragojević, A.1
Felber, P.2
Gramoli, V.3
Guerraoui, R.4
-
92
-
-
67650841093
-
Stretching transactional memory
-
June DOI: 10.1145/1542476.1542494 15, 52, 123
-
Aleksandar Dragojević, Rachid Guerraoui, and Michał Kapałka. Stretching transactional memory. In PLDI '09: Proc. 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 155-165, June 2009. DOI: 10.1145/1542476.1542494 15, 52, 123
-
(2009)
PLDI '09: Proc. 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 155-165
-
-
Dragojević, A.1
Guerraoui, R.2
Kapałka, M.3
-
93
-
-
70350627336
-
Preventing versus curing: Avoiding conflicts in transactional memories
-
August DOI: 10.1145/1582716.1582725 54
-
Aleksandar Dragojević, Rachid Guerraoui, Anmol V. Singh, and Vasu Singh. Preventing versus curing: avoiding conflicts in transactional memories. In PODC '09: Proc. 28th ACM Symposium on Principles of Distributed Computing, pages 7-16, August 2009. DOI: 10.1145/1582716.1582725 54
-
(2009)
PODC '09: Proc. 28th ACM Symposium on Principles of Distributed Computing
, pp. 7-16
-
-
Dragojević, A.1
Guerraoui, R.2
Singh, A.V.3
Singh, V.4
-
96
-
-
36849017961
-
SNZI: Scalable NonZero indicators
-
DOI 10.1145/1281100.1281106, PODC'07: Proceedings of the 26th Annual ACM Symposium on Principles of Distributed Computing
-
Faith Ellen,Yossi Lev,Victor Luchangco, and Mark Moir. SNZI: scalable nonzero indicators. In PODC '07: Proc.26th ACM Symposium onPrinciples of Distributed Computing,pages 13-22, August 2007. DOI: 10.1145/1281100.1281106 115, 140 (Pubitemid 350229298)
-
(2007)
Proceedings of the Annual ACM Symposium on Principles of Distributed Computing
, pp. 13-22
-
-
Ellen, F.1
Lev, Y.2
Luchangco, V.3
Moir, M.4
-
99
-
-
47849113879
-
Software transactional memory should not be obstruction-free
-
Intel Research Cambridge Tech Report January
-
Robert Ennals. Software transactional memory should not be obstruction-free. Technical Report IRC-TR-06-052, Intel Research Cambridge Tech Report, January 2006. 47
-
(2006)
Technical Report IRC-TR-06-052
, pp. 47
-
-
Ennals, R.1
-
100
-
-
0017018483
-
The notions of consistency and predicate locks in a database system
-
DOI: 10.1145/360363.360369 62
-
K. P. Eswaran, J. N. Gray, R. A. Lorie, and I. L. Traiger. The notions of consistency and predicate locks in a database system. Communications of the ACM, 19(11):624-633, 1976. DOI: 10.1145/360363.360369 62
-
(1976)
Communications of the ACM
, vol.19
, Issue.11
, pp. 624-633
-
-
Eswaran, K.P.1
Gray, J.N.2
Lorie, R.A.3
Traiger., I.L.4
-
101
-
-
0034206002
-
Summary cache: A scalable wide-area web cache sharing protocol
-
DOI: 10.1109/90.851975 193
-
Li Fan, Pei Cao, Jussara M. Almeida, and Andrei Z. Broder. Summary cache: a scalable wide-area web cache sharing protocol. IEEE/ACM Transactions on Networking, 8(3):281-293, 2000. DOI: 10.1109/90.851975 193
-
(2000)
IEEE/ACM Transactions on Networking
, vol.8
, Issue.3
, pp. 281-293
-
-
Fan, L.1
Cao, P.2
Almeida, J.M.3
Broder, A.Z.4
-
102
-
-
79959451973
-
Dynamic performance tuning of word-based software transactional memory
-
February DOI: 10.1145/1345206.1345241 107, 119, 120
-
Pascal Felber, Christof Fetzer, and Torvald Riegel. Dynamic performance tuning of word-based software transactional memory. In PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 237-246, February 2008. DOI: 10.1145/1345206.1345241 107, 119, 120
-
(2008)
PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 237-246
-
-
Felber, P.1
Fetzer, C.2
Riegel, T.3
-
104
-
-
6344219523
-
-
PhD thesis, Cambridge University Computer Laboratory Also available as Technical Report UCAM-CL-TR-579 55 56, 70, 82, 131 137
-
Keir Fraser. Practical lock freedom. PhD thesis, Cambridge University Computer Laboratory, 2003. Also available as Technical Report UCAM-CL-TR-579. 55, 56, 70, 82, 131, 137
-
(2003)
Practical Lock Freedom
-
-
Fraser, K.1
-
105
-
-
34249721556
-
Concurrent programming without locks
-
DOI 10.1145/1233307.1233309
-
Keir Fraser and Tim Harris. Concurrent programming without locks. TOCS: ACM Transactions on Computer Systems, 25(2), May 2007. DOI: 10.1145/1233307. 1233309 17, 131 (Pubitemid 46827000)
-
(2007)
ACM Transactions on Computer Systems
, vol.25
, Issue.2
, pp. 5
-
-
Fraser, K.1
Harris, T.2
-
106
-
-
70449715711
-
QuakeTM: Parallelizing a complex sequential application using transactional memory
-
June DOI: 10.1145/1542275.1542298 43 92
-
Vladimir Gajinov, Ferad Zyulkyarov, Osman S. Unsal, Adrián Cristal, Eduard Ayguadé,Tim Harris, and Mateo Valero. QuakeTM: parallelizing a complex sequential application using transactional memory. In ICS '09: Proc. 23rd International Conference on Supercomputing,pages 126-135, June 2009. DOI: 10.1145/1542275.1542298 43, 92
-
(2009)
ICS '09: Proc. 23rd International Conference on Supercomputing
, pp. 126-135
-
-
Gajinov, V.1
Zyulkyarov, F.2
Unsal, O.S.3
Cristal, A.4
Ayguadé, E.5
Harris, T.6
Valero, M.7
-
109
-
-
77954951162
-
C++ move semantics for exception safety and optimization in software transactional memory libraries
-
July
-
Justin E. Gottschlich, Jeremy G. Siek, and Daniel A.Connors. C++ move semantics for exception safety and optimization in software transactional memory libraries. In ICOOOLPS '08: Proc. 3rd International Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. July 2008. 94
-
(2008)
ICOOOLPS '08: Proc. 3rd International Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems
, pp. 94
-
-
Gottschlich, J.E.1
Siek, J.G.2
Daniel A.Connors3
-
110
-
-
70450227382
-
An efficient lock-aware transactional memory implementation
-
July DOI: 10.1145/1565824.1565826 85
-
Justin E. Gottschlich, Jeremy G. Siek, Manish Vachharajani, Dwight Y. Winkler, and Daniel A. Connors. An efficient lock-aware transactional memory implementation. In ICOOOLPS '09: Proc. 4th workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems, pages 10-17, July 2009. DOI: 10.1145/1565824.1565826 85
-
(2009)
ICOOOLPS '09: Proc. 4th Workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems
, pp. 10-17
-
-
Gottschlich, J.E.1
Siek, J.G.2
Vachharajani, M.3
Winkler, D.Y.4
Connors, D.A.5
-
113
-
-
42149191167
-
The transactional memory/garbage collection analogy
-
October DOI: 10.1145/1297027.1297080 64
-
Dan Grossman. The transactional memory/garbage collection analogy. In OOPSLA '07: Proc. 22nd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications (Essays),pages 695-706, October 2007. DOI: 10.1145/1297027.1297080 64
-
(2007)
OOPSLA '07: Proc. 22nd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications (Essays)
, pp. 695-706
-
-
Grossman, D.1
-
114
-
-
34547547425
-
What do high-level memory models mean for transactions?
-
DOI 10.1145/1178597.1178609, 1178609, Proceedings of the 2006 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC 2006
-
Dan Grossman, Jeremy Manson, and William Pugh. What do high-level memory models mean for transactions? In MSPC '06: Proc. 2006 Workshop on Memory System Performance and Correctness, October 2006. DOI: 10.1145/1178597.1178609 23, 31, 38, 136 (Pubitemid 47177304)
-
(2006)
Proceedings of the 2006 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC 2006
, pp. 62-69
-
-
Grossman, D.1
Manson, J.2
Pugh, W.3
-
115
-
-
77954907072
-
Only the paranoid survive
-
A. S. Grove. Only the paranoid survive. Doubleday, 1996. 1
-
(1996)
Doubleday
, pp. 1
-
-
Grove, A.S.1
-
117
-
-
54349084376
-
Completeness and nondetermin-ism in model checking transactional memories
-
August DOI: 10.1007/978-3-540-85361-9-6 144
-
Rachid Guerraoui, Thomas Henzinger, and Vasu Singh. Completeness and nondetermin-ism in model checking transactional memories. In CONCUR '08: Proc. 19th Confernece on Concurrency Theory, pages 21-35, August 2008. DOI: 10.1007/978-3-540-85361-9-6 144
-
(2008)
CONCUR '08: Proc. 19th Confernece on Concurrency Theory
, pp. 21-35
-
-
Guerraoui, R.1
Henzinger, T.2
Singh, V.3
-
118
-
-
56549119658
-
Permissiveness in transactional memories
-
September. Springer-Verlag Lecture Notes in Computer Science volume 5218, DOI: 10.1007/978-3-540-87779-0-21 23, 48
-
Rachid Guerraoui, Thomas Henzinger, and Vasu Singh. Permissiveness in transactional memories. In DISC '08: Proc. 22nd International Symposium on Distributed Computing, pages 305-319, September 2008. Springer-Verlag Lecture Notes in Computer Science volume 5218. DOI: 10.1007/978-3-540-87779-0-21 23, 48
-
(2008)
DISC '08: Proc. 22nd International Symposium on Distributed Computing
, pp. 305-319
-
-
Guerraoui, R.1
Henzinger, T.2
Singh, V.3
-
119
-
-
57349171360
-
Model checking transactional memories
-
June DOI: 10.1145/1375581.1375626 144
-
Rachid Guerraoui, Thomas A. Henzinger, Barbara Jobstmann, and Vasu Singh. Model checking transactional memories. In PLDI '08: Proc. 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 372-382, June 2008. DOI: 10.1145/1375581.1375626 144
-
(2008)
PLDI '08: Proc. 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 372-382
-
-
Guerraoui, R.1
Henzinger, T.A.2
Jobstmann, B.3
Singh, V.4
-
121
-
-
33646436959
-
Polymorphic contention management
-
LNCS, Springer September, DOI: 10.1007/11561927-23 51, 131
-
Rachid Guerraoui, Maurice Herlihy, and Bastian Pochon. Polymorphic contention management. In DISC '05: Proc. 19th International Symposium on Distributed Computing, pages 303-323. LNCS, Springer, September 2005. DOI: 10.1007/11561927-23 51, 131
-
(2005)
DISC '05: Proc. 19th International Symposium on Distributed Computing
, pp. 303-323
-
-
Guerraoui, R.1
Herlihy, M.2
Pochon, B.3
-
122
-
-
32344439666
-
Toward a theory of transactional contention managers
-
DOI 10.1145/1073814.1073863, Proceedings of the 24th Annual ACM Symposium on Principles of Distributed Computing, PODC 2005
-
Rachid Guerraoui, Maurice Herlihy, and Bastian Pochon. Toward a theory of trans-actional contention managers. In PODC '05: Proc. 24th Annual ACM SIGACT-SIGOPS Symposium on Principles of Distributed Computing, pages 258-264, July 2005. DOI: 10.1145/1073814.1073863 48, 49, 51 (Pubitemid 43218403)
-
(2005)
Proceedings of the Annual ACM Symposium on Principles of Distributed Computing
, vol.24
, pp. 258-264
-
-
Guerraoui, R.1
Herlihy, M.2
Pochon, B.3
-
127
-
-
0028550748
-
Composing first-class transactions
-
DOI: 10.1145/197320.197346 42
-
Nicholas Haines, Darrell Kindred, J. Gregory Morrisett, Scott M. Nettles, and Jeannette M. Wing. Composing first-class transactions. TOPLAS: ACM Transactions on Programming Languages and Systems, 16(6):1719-1736, 1994. DOI: 10.1145/197320.197346 42
-
(1994)
TOPLAS: ACM Transactions on Programming Languages and Systems
, vol.16
, Issue.6
, pp. 1719-1736
-
-
Haines, N.1
Kindred, D.2
Gregory Morrisett, J.3
Nettles, S.M.4
Wing, J.M.5
-
129
-
-
84976721284
-
MULTILISP: A language for concurrent symbolic computation
-
DOI: 10.1145/4472.4478 98
-
Robert H. Halstead, Jr. MULTILISP: a language for concurrent symbolic computation. TOPLAS: ACM Transactions on Programming Languages and Systems, 7(4):501-538, 1985. DOI: 10.1145/4472.4478 98
-
(1985)
TOPLAS: ACM Transactions on Programming Languages and Systems
, vol.7
, Issue.4
, pp. 501-538
-
-
Halstead Jr., R.H.1
-
130
-
-
12844266720
-
Programming with transactional coherence and consistency (TCC)
-
October DOI: 10.1145/1024393.1024395 94
-
Lance Hammond, Brian D. Carlstrom, Vicky Wong, Ben Hertzberg, Mike Chen, Chris-tos Kozyrakis, and Kunle Olukotun. Programming with transactional coherence and consistency (TCC). In ASPLOS '04: Proc. 11th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 1-13, October 2004. DOI: 10.1145/1024393.1024395 94
-
(2004)
ASPLOS '04: Proc. 11th International Conference on Architectural Support for Programming Languages and Operating Systems
, pp. 1-13
-
-
Hammond, L.1
Carlstrom, B.D.2
Wong, V.3
Hertzberg, B.4
Chen, M.5
Kozyrakis, C.6
Olukotun, K.7
-
131
-
-
4644359934
-
Transactional memory coherence and consistency
-
June DOI: 10.1145/1028176.1006711s 147, 170, 179
-
Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, and Kunle Olukotun. Transactional memory coherence and consistency. In ISCA '04: Proc. 31st Annual International Symposium on Computer Architecture, page 102, June 2004. DOI: 10.1145/1028176.1006711 147, 170, 179
-
(2004)
ISCA '04: Proc. 31st Annual International Symposium on Computer Architecture
, pp. 102
-
-
Hammond, L.1
Wong, V.2
Chen, M.3
Carlstrom, B.D.4
Davis, J.D.5
Hertzberg, B.6
Prabhu, M.K.7
Wijaya, H.8
Kozyrakis, C.9
Olukotun, K.10
-
132
-
-
27644522943
-
Exceptions and side-effects in atomic blocks
-
July. Proceedings published as Memorial University of Newfoundland CS Technical Report 2004-01 DOI: 10.1016/j.scico.2005.03.005 81, 88
-
Tim Harris. Exceptions and side-effects in atomic blocks. In CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs, pages 46-53, July 2004. Proceedings published as Memorial University of Newfoundland CS Technical Report 2004-01. DOI: 10.1016/j.scico.2005.03.005 81, 88
-
(2004)
CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs
, pp. 46-53
-
-
Harris, T.1
-
133
-
-
1442263994
-
Language support for lightweight transactions
-
October DOI: 10.1145/949343.949340 62, 68, 75, 83, 133, 141
-
Tim Harris and Keir Fraser. Language support for lightweight transactions. In OOPSLA '03: Proc. Object-Oriented Programming, Systems, Languages, and Applications, pages 388-402, October 2003. DOI: 10.1145/949343.949340 62, 68, 75, 83, 133, 141
-
(2003)
OOPSLA '03: Proc. Object-Oriented Programming, Systems, Languages, and Applications
, pp. 388-402
-
-
Harris, T.1
Fraser, K.2
-
135
-
-
31844442209
-
Composable memory transactions
-
DOI 10.1145/1065944.1065952, Proceedings of the 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05
-
Tim Harris, Maurice Herlihy, Simon Marlow, and Simon Peyton Jones. Composable memory transactions. In PPoPP '05: Proc. ACM Symposium on Principles and Practice of Parallel Programming, June 2005. A shorter version appeared in CACM 51(8):91-100, August 2008. DOI: 10.1145/1065944.1065952 40, 62, 68, 73, 74, 83, 84 (Pubitemid 43182832)
-
(2005)
Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP
, pp. 48-60
-
-
Harris, T.1
Marlow, S.2
Jones, S.P.3
Herlihy, M.4
-
137
-
-
33746091701
-
Optimizing memory transactions
-
DOI 10.1145/1133981.1133984, Conference on Programming Language Design and Implementation - PLAS 2006: Proceedings of the 2006 Programming Languages and Analysis for Security Workshop
-
Tim Harris, Mark Plesko, Avraham Shinnar, and David Tarditi. Optimizing memory transactions. In PLDI '06: Proc. 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 14-25, June 2006. DOI: 10.1145/1133981.1133984 47, 62, 68, 83, 102, 105, 106, 107, 109, 113, 114 (Pubitemid 46946426)
-
(2006)
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
, pp. 14-25
-
-
Harris, T.1
Plesko, M.2
Shinnar, A.3
Tarditi, D.4
-
140
-
-
0025917643
-
Wait-free synchronization
-
DOI 10.1145/114005.102808
-
Maurice Herlihy. Wait-free synchronization. TOPLAS: ACM Transactions on Programming Languages and Systems, 13(1):124-149, January 1991. DOI: 10.1145/114005.102808 47 (Pubitemid 23600427)
-
(1991)
ACM Transactions on Programming Languages and Systems
, vol.13
, Issue.1
, pp. 124-149
-
-
Herlihy Maurice1
-
143
-
-
84947205091
-
The repeat offender problem: A mechanism for supporting dynamic-sized, lock-free data structures
-
DOI: 10.1007/3-540-36108-1-23 82
-
Maurice Herlihy, Victor Luchangco, and Mark Moir. The repeat offender problem: a mechanism for supporting dynamic-sized, lock-free data structures. In DISC '02: Proceedings of the 16th International Conference on Distributed Computing, pages 339-353, 2002. DOI: 10.1007/3-540-36108-1-23 82
-
(2002)
DISC '02: Proceedings of the 16th International Conference on Distributed Computing
, pp. 339-353
-
-
Herlihy, M.1
Luchangco, V.2
Moir, M.3
-
145
-
-
1142293109
-
Software transactional memory for dynamic-sized data structures
-
July DOI: 10.1145/872035.872048 56, 94, 128, 131
-
Maurice Herlihy, Victor Luchangco, Mark Moir, and William N. Scherer III. Software transactional memory for dynamic-sized data structures. In PODC '03: Proc. 22nd ACM Symposium on Principles of Distributed Computing, pages 92-101, July 2003. DOI: 10.1145/872035.872048 56, 94, 128, 131
-
(2003)
PODC '03: Proc. 22nd ACM Symposium on Principles of Distributed Computing
, pp. 92-101
-
-
Herlihy, M.1
Luchangco, V.2
Moir, M.3
Scherer Iii., W.N.4
-
146
-
-
34248153669
-
A flexible framework for implementing software transactional memory
-
DOI 10.1145/1167473.1167495, Proceedings of the 21st Annual ACM SIGPLAN Conference on Object-oriented Programming Systems, Languages, and Applications, OOPSLA 2006
-
Maurice Herlihy, Mark Moir, and Victor Luchangco. A flexible framework for implementing software transactional memory. In OOPSLA '06: Proc. 21st ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications, pages 253-262, October 2006. DOI: 10.1145/1167473.1167495 131 (Pubitemid 46726085)
-
(2006)
Proceedings of the Conference on Object-Oriented Programming Systems, Languages, and Applications, OOPSLA
, vol.2006
, pp. 253-262
-
-
Herlihy, M.1
Luchangco, V.2
Moir, M.3
-
147
-
-
0027262011
-
Transactional memory: Architectural support for lock-free data structures
-
May DOI: 10.1145/165123.165164 6, 17, 149, 155
-
Maurice Herlihy and J. Eliot B. Moss. Transactional memory: architectural support for lock-free data structures. In ISCA '93: Proc. 20th Annual International Symposium on Computer Architecture, pages 289-300, May 1993. DOI: 10.1145/165123.165164 6, 17, 149, 155
-
(1993)
ISCA '93: Proc. 20th Annual International Symposium on Computer Architecture
, pp. 289-300
-
-
Herlihy, M.1
Moss, J.E.B.2
-
149
-
-
0025460579
-
Linerizability. A correctness condition for concurrent objects
-
DOI 10.1145/78969.78972
-
Maurice Herlihy and Jeannette M. Wing. Linearizability: a correctness condition for concurrent objects. TOPLAS: ACM Transactions on Programming Languages and Systems, 12(3):463-492, July 1990. DOI: 10.1145/78969.78972 23 (Pubitemid 20721345)
-
(1990)
ACM Transactions on Programming Languages and Systems
, vol.12
, Issue.3
, pp. 463-492
-
-
Herlihy Maurice, P.1
Wing Jeannette, M.2
-
150
-
-
42149128090
-
Lock inference for atomic sections
-
June
-
Michael Hicks, Jeffrey S. Foster, and Polyvios Prattikakis. Lock inference for atomic sections. In TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006. 9, 65
-
(2006)
TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing
, vol.9
, pp. 65
-
-
Hicks, M.1
Foster, J.S.2
Prattikakis, P.3
-
151
-
-
77954936012
-
A case for deconstructing hardware transactional memory systems
-
University of Wisconsin-Madison 2007. Also Dagstuhl Seminar Proceedings 07361
-
Mark D. Hill, Derek Hower, Kevin E. Moore, Michael M. Swift, Haris Volos, and David A. Wood. A case for deconstructing hardware transactional memory systems. Technical Report CS-TR-2007-1594, University of Wisconsin-Madison, 2007. Also Dagstuhl Seminar Proceedings 07361. 169
-
Technical Report CS-TR-2007-1594
, pp. 169
-
-
Hill, M.D.1
Hower, D.2
Moore, K.E.3
Swift, M.M.4
Volos, H.5
Wood, D.A.6
-
152
-
-
0022882379
-
Data parallel algorithms
-
DOI 10.1145/7902.7903
-
W. Daniel Hillis and Guy L. Steele,Jr. Data parallel algorithms. Communications of the ACM, 29(12):1170-1183, 1986. DOI: 10.1145/7902.7903 2 (Pubitemid 17509855)
-
(1986)
Communications of the ACM
, vol.29
, Issue.12
, pp. 1170-1183
-
-
Hills W.Daniel1
Steele Jr., G.L.2
-
154
-
-
34248361358
-
Strong atomicity for Java without virtual-machine support
-
University of Washington, Dept. Computer Science, May 71
-
Benjamin Hindman and Dan Grossman. Strong atomicity for Java without virtual-machine support. Technical Report 2006-05-01, University of Washington, Dept. Computer Science, May 2006. 35, 71
-
(2006)
Technical Report 2006-05-01
, pp. 35
-
-
Hindman, B.1
Grossman, D.2
-
155
-
-
0016114085
-
Monitors: An operating system structuring concept
-
October DOI: 10.1145/355620.361161 63
-
C. A. R. Hoare. Monitors: an operating system structuring concept. Communications of the ACM, pages 549-557, October 1974. DOI: 10.1145/355620.361161 63
-
(1974)
Communications of the ACM
, pp. 549-557
-
-
Hoare, C.A.R.1
-
157
-
-
41149097856
-
Solving difficult HTM problems without difficult hardware
-
August
-
Owen S. Hofmann, Donald E. Porter, Christopher J. Rossbach, Hany E. Ramadan, and Emmett Witchel. Solving difficult HTM problems without difficult hardware. In TRANSACT '07: 2nd Workshop on Transactional Computing, August 2007. 203
-
(2007)
TRANSACT '07: 2nd Workshop on Transactional Computing
, pp. 203
-
-
Hofmann, O.S.1
Porter, D.E.2
Rossbach, C.J.3
Ramadan, H.E.4
Witchel, E.5
-
159
-
-
85035116702
-
A program structure for error detection and recovery
-
Springer-Verlag DOI: 10.1007/BFb0029359 80
-
James J. Horning, Hugh C. Lauer, P. M. Melliar-Smith, and Brian Randell. A program structure for error detection and recovery. In Operating Systems, Proceedings of an International Symposium, pages 171-187. Springer-Verlag, 1974. DOI: 10.1007/BFb0029359 80
-
(1974)
Operating Systems, Proceedings of An International Symposium
, pp. 171-187
-
-
Horning, J.J.1
Lauer, H.C.2
Melliar-Smith, P.M.3
Randell, B.4
-
161
-
-
34247275248
-
McRT-malloc - A scalable transactional memory allocator
-
DOI 10.1145/1133956.1133967, ISMM 2006 - Proceedings of the 2006 InternationalSymposium on Memory Management
-
Richard L. Hudson, Bratin Saha, Ali-Reza Adl-Tabatabai, and Benjamin C. Hertzberg. McRT-Malloc: a scalable transactional memory allocator. In ISMM '06: Proc. 5th International Symposium on Memory Management, pages 74-83, June 2006. DOI: 10.1145/1133956.1133967 82, 105, 137 (Pubitemid 46609208)
-
(2006)
International Symposium on Memory Management, ISMM
, vol.2006
, pp. 74-83
-
-
Hudson, R.L.1
Saha, B.2
Adl-Tabatabai, A.-R.3
Hertzberg, B.C.4
-
165
-
-
0004088729
-
-
Prentice-Hall, Inc., Upper Saddle River, NJ, USA
-
Gerry Kane. MIPS RISC architecture. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1988. 155
-
(1988)
MIPS RISC Architecture
, pp. 155
-
-
Kane, G.1
-
166
-
-
67650093462
-
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
-
February DOI: 10.1145/1504176.1504182 91
-
Seunghwa Kang and David A. Bader. An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 15-24, February 2009. DOI: 10.1145/1504176.1504182 91
-
(2009)
PPoPP ' 09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 15-24
-
-
Kang, S.1
Bader, D.A.2
-
167
-
-
77954916121
-
RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications
-
February
-
Gokcen Kestor, Srdjan Stipic, Osman S. Unsal, Adrián Cristal, and Mateo Valero. RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications. In TRANSACT '09: 4th Workshop on Transactional Computing, February 2009. 91
-
(2009)
TRANSACT '09: 4th Workshop on Transactional Computing
, pp. 91
-
-
Kestor, G.1
Stipic, S.2
Unsal, O.S.3
Cristal, A.4
Valero, M.5
-
168
-
-
56349122203
-
An object-aware hardware transactional memory
-
September DOI: 10.1109/HPCC.2008.110 150
-
Behram Khan, Matthew Horsnell, Ian Rogers, Mikel Luján, Andrew Dinn, and Ian Watson. An object-aware hardware transactional memory. In HPCC '08: Proc. 10th International Conference on High Performance Computing and Communications, pages 93-102, September 2008. DOI: 10.1109/HPCC.2008.110 150
-
(2008)
HPCC '08: Proc. 10th International Conference on High Performance Computing and Communications
, pp. 93-102
-
-
Khan, B.1
Horsnell, M.2
Rogers, I.3
Luján, M.4
Dinn, A.5
Watson, I.6
-
170
-
-
85034053904
-
An architecture for mostly functional languages
-
August DOI: 10.1145/319838.319854 179
-
Thomas F. Knight. An architecture for mostly functional languages. In LFP '86: Proc. ACM Lisp and Functional Programming Conference, pages 500-519, August 1986. DOI: 10.1145/319838.319854 179
-
(1986)
LFP '86: Proc. ACM Lisp and Functional Programming Conference
, pp. 500-519
-
-
Knight, T.F.1
-
171
-
-
58149265194
-
Architecture and physical implementation of a third generation 65nm, 16 core, 32 thread chip-multithreading SPARC processor
-
7-17 January DOI: 10.1109/JSSC.2008.2007144 161
-
G.K. Konstadinidis, M. Tremblay, S. Chaudhry, M. Rashid, P.F. Lai, Y. Otaguro, Y. Orginos, S. Parampalli, M. Steigerwald, S. Gundala, R. Pyapali, L.D. Rarick, I. Elkin, Y. Ge, and I. Parulkar. Architecture and physical implementation of a third generation 65nm, 16 core, 32 thread chip-multithreading SPARC processor. IEEE Journal of Solid-State Circuits, 44(1):7-17, January 2009. DOI: 10.1109/JSSC.2008.2007144 161
-
(2009)
IEEE Journal of Solid-State Circuits
, vol.44
, Issue.1
-
-
Konstadinidis, G.K.1
Tremblay, M.2
Chaudhry, S.3
Rashid, M.4
Lai, P.F.5
Otaguro, Y.6
Orginos, Y.7
Parampalli, S.8
Steigerwald, M.9
Gundala, S.10
Pyapali, R.11
Rarick, L.D.12
Elkin, I.13
Ge, Y.14
Parulkar, I.15
-
174
-
-
57349187155
-
Checkpoints and continuations instead of nested transactions
-
June. An earlier version appeared at TRANSACT '08 DOI: 10.1145/1378533.1378563 57
-
Eric Koskinen and Maurice Herlihy. Checkpoints and continuations instead of nested transactions. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 160-168, June 2008. An earlier version appeared at TRANSACT '08. DOI: 10.1145/1378533.1378563 57
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 160-168
-
-
Koskinen, E.1
Herlihy, M.2
-
178
-
-
55849110475
-
DiSTM: A software transactional memory framework for clusters
-
September DOI: 10.1109/ICPP.2008.59 143
-
Christos Kotselidis, Mohammad Ansari, Kim Jarvis, Mikel Luján, Chris C. Kirkham, and Ian Watson. DiSTM: A software transactional memory framework for clusters. In ICPP '08: Proc. 37th International Conference on Parallel Processing, September 2008. DOI: 10.1109/ICPP.2008.59 143
-
(2008)
ICPP '08: Proc. 37th International Conference on Parallel Processing
-
-
Kotselidis, C.1
Ansari, M.2
Jarvis, K.3
Luján, M.4
Kirkham, C.C.5
Watson, I.6
-
179
-
-
51049087966
-
Investigating software transactional memory on clusters
-
DOI: 10.1109/IPDPS.2008.4536340 143
-
Christos Kotselidis, Mohammad Ansari, Kim Jarvis, Mikel Luján, Chris C. Kirkham, and Ian Watson. Investigating software transactional memory on clusters. In IPDPS '08: Proc. 22nd International Parallel and Distributed Processing Symposium, 2008. DOI: 10.1109/IPDPS.2008.4536340 143
-
(2008)
IPDPS '08: Proc. 22nd International Parallel and Distributed Processing Symposium
-
-
Kotselidis, C.1
Ansari, M.2
Jarvis, K.3
Luján, M.4
Kirkham, C.C.5
Watson, I.6
-
180
-
-
57349108625
-
Scheduling strategies for optimistic parallel execution of irregular programs
-
June DOI: 10.1145/1378533.1378575 54, 58
-
Milind Kulkarni, Patrick Carribault, Keshav Pingali, Ganesh Ramanarayanan, Bruce Walter, Kavita Bala, and L. Paul Chew. Scheduling strategies for optimistic parallel execution of irregular programs. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 217-228, June 2008. DOI: 10.1145/1378533.1378575 54, 58
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 217-228
-
-
Kulkarni, M.1
Carribault, P.2
Pingali, K.3
Ramanarayanan, G.4
Walter, B.5
Bala, K.6
Paul Chew, L.7
-
181
-
-
35448941890
-
Optimistic parallelism requires abstractions
-
DOI 10.1145/1250734.1250759, PLDI'07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation
-
Milind Kulkarni, Keshav Pingali, Bruce Walter, Ganesh Ramanarayanan, Kavita Bala, and L. Paul Chew. Optimistic parallelism requires abstractions. In PLDI '07: Proc. 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 211-222, June 2007. DOI: 10.1145/1250734.1250759 58 (Pubitemid 47630689)
-
(2007)
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
, pp. 211-222
-
-
Kulkarni, M.1
Pingali, K.2
Walter, B.3
Ramanarayanan, G.4
Bala, K.5
Chew, L.P.6
-
182
-
-
33751050148
-
Hybrid transactional memory
-
March DOI: 10.1145/1122971.1123003 166
-
Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kundu, and Anthony Nguyen. Hybrid transactional memory. In PPoPP '06: Proc. 11th ACM SIGPLAN Symposium on Principles andPractice of Parallel Programming,March 2006.DOI: 10.1145/1122971.1123003 166
-
(2006)
PPoPP '06: Proc. 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
-
-
Kumar, S.1
Chu, M.2
Hughes, C.J.3
Kundu, P.4
Nguyen, A.5
-
184
-
-
35348894963
-
A concurrent constraint handling rules implementation in Haskell with software transactional memory
-
DOI 10.1145/1248648.1248653, DAMP 2007: Workshop on Declarative Aspects of Multicore Programming
-
Edmund S. L. Lam and Martin Sulzmann. A concurrent constraint handling rules implementation in Haskell with software transactional memory. In DAMP '07: Proc. 2007 workshop on Declarative aspects of multicore programming, pages 19-24, January 2007. DOI: 10.1145/1248648.1248653 92 (Pubitemid 47582029)
-
(2007)
Conference Record of the Annual ACM Symposium on Principles of Programming Languages
, pp. 19-24
-
-
Lam, E.S.L.1
Sulzmann, M.2
-
185
-
-
0017996760
-
Time, clocks, and the ordering of events in a distributed system
-
DOI 10.1145/359545.359563
-
Leslie Lamport. Time, clocks, and the ordering of events in a distributed system. Communications of the ACM, 21(7):558-565, 1978. DOI: 10.1145/359545.359563 161 (Pubitemid 8615486)
-
(1978)
Communications of the ACM
, vol.21
, Issue.7
, pp. 558-565
-
-
Lamport, L.1
-
186
-
-
0018518477
-
How to make a multiprocessor computer that correctly executes multiprocess progranm
-
DOI: 10.1109/TC.1979.1675439 38
-
Leslie Lamport. How to make a multiprocessor computer that correctly executes multiprocess progranm. IEEETrans. Comput., 28(9):690-691,1979.DOI: 10.1109/TC.1979.1675439 38
-
(1979)
IEEETrans. Comput
, vol.28
, Issue.9
, pp. 690-691
-
-
Lamport, L.1
-
187
-
-
77954893977
-
Anatomy of a scalable software transactional memory
-
February 122, 131, 139, 140
-
Yossi Lev, Victor Luchangco, Virendra Marathe, Mark Moir, Dan Nussbaum, and Marek Olszewski. Anatomy of a scalable software transactional memory. In TRANSACT '09: 4th Workshop on Transactional Computing, February 2009. 15, 115, 122, 131, 139, 140
-
(2009)
TRANSACT '09: 4th Workshop on Transactional Computing
, vol.15
, pp. 115
-
-
Lev, Y.1
Luchangco, V.2
Marathe, V.3
Moir, M.4
Nussbaum, D.5
Olszewski, M.6
-
189
-
-
67650088636
-
Split hardware transactions: True nesting of transactions using best-effort hardware transactional memory
-
February DOI: 10.1145/1345206.1345236 81, 88, 202
-
Yossi Lev and Jan-Willem Maessen. Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory. In PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 197-206, February 2008. DOI: 10.1145/1345206.1345236 81, 88, 202
-
(2008)
PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 197-206
-
-
Lev, Y.1
Maessen, J.2
-
194
-
-
0016592810
-
Reduction: A method of proving properties of parallel programs
-
December DOI: 10.1145/361227.361234 58
-
Richard J. Lipton. Reduction: a method of proving properties of parallel programs. Communications of the ACM, 18(12):717-721, December 1975. DOI: 10.1145/361227.361234 58
-
(1975)
Communications of the ACM
, vol.18
, Issue.12
, pp. 717-721
-
-
Lipton, R.J.1
-
195
-
-
0023981495
-
Distributed programming in Argus
-
DOI 10.1145/42392.42399
-
Barbara Liskov. Distributed programming in Argus. Communications of the ACM, 31(3):300-312, 1988. DOI: 10.1145/42392.42399 5 (Pubitemid 18589577)
-
(1988)
Communications of the ACM
, vol.31
, Issue.3
, pp. 300-312
-
-
Liskov, B.1
-
196
-
-
56349101210
-
Hardware transactional memory supporting I/Ooperations within transactions
-
September DOI: 10.1109/HPCC.2008.71 81
-
Yi Liu, Xin Zhang, He Li, Mingxiu Li, and Depei Qian. Hardware transactional memory supporting I/O operations within transactions. In HPCC '08: Proc. 10th International Conference on High Performance Computing and Communications, pages 85-92, September 2008. DOI: 10.1109/HPCC.2008.71 81
-
(2008)
HPCC '08: Proc. 10th International Conference on High Performance Computing and Communications
, pp. 85-92
-
-
Liu, Y.1
Zhang, X.2
Li, H.3
Li, M.4
Qian, D.5
-
198
-
-
84976817238
-
Process structuring, synchronization, and recovery using atomic actions
-
March DOI: 10.1145/800022.808319 6 62
-
David B. Lomet. Process structuring, synchronization, and recovery using atomic actions. In ACM Conference on Language Design for Reliable Software, pages 128-137, March 1977. DOI: 10.1145/800022.808319 6, 62
-
(1977)
ACM Conference on Language Design for Reliable Software
, pp. 128-137
-
-
Lomet, D.B.1
-
200
-
-
0002603030
-
High performance Fortran
-
DOI: 10.1109/88.219857 2
-
David B. Loveman. High performance Fortran. IEEE Parallel Distrib. Technol., 1(1):25-42, 1993. DOI: 10.1109/88.219857 2
-
(1993)
IEEE Parallel Distrib. Technol
, vol.1
, Issue.1
, pp. 25-42
-
-
Loveman, D.B.1
-
201
-
-
57349127254
-
Against lock-based semantics for transactional memory (brief announcement)
-
June DOI: 10.1145/1378533.1378549 36
-
Victor Luchangco. Against lock-based semantics for transactional memory (brief announcement). In SPAA '08: Proc. 20th Symposium on Parallelism in Algorithms and Architectures, pages 98-100, June 2008. DOI: 10.1145/1378533. 1378549 36
-
(2008)
SPAA '08: Proc. 20th Symposium on Parallelism in Algorithms and Architectures
, pp. 98-100
-
-
Luchangco, V.1
-
203
-
-
77954433187
-
Version management alternatives for hardware transactional memory
-
October DOI: 10.1145/1509084.1509094 172
-
Marc Lupon,Grigorios Magklis,and Antonio González.Version management alternatives for hardware transactional memory. In MEDEA '08: Proc. 9th Workshop on Memory Performance, October 2008. DOI: 10.1145/1509084.1509094 172
-
(2008)
MEDEA '08: Proc. 9th Workshop on Memory Performance
-
-
Lupon, M.1
Magklis, G.2
González, A.3
-
205
-
-
34247164210
-
Testing implementations of transactional memory
-
DOI 10.1145/1152154.1152177, PACT 2006 - Proceedings of the Fifteenth International Conference on Parallel Architectures and Compilation Techniques
-
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi, Austen McDonald, Christos Kozyrakis, and Kunle Olukotun. Testing implementations of transactional memory. In PACT '06: Proc. 15th international conference on Parallel architectures and compilation techniques, pages 134-143, September 2006. DOI: 10.1145/1152154.1152177 144 (Pubitemid 46601091)
-
(2006)
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT
, vol.2006
, pp. 134-143
-
-
Manovit, C.1
McDonald, A.2
Hangal, S.3
Kozyrakis, C.4
Chafi, H.5
Olukotun, K.6
-
206
-
-
17044378871
-
Adve. The Java memory model
-
January DOI: 10.1145/1040305.1040336 34, 35, 36, 65, 97, 103
-
Jeremy Manson, William Pugh, and Sarita V. Adve. The Java memory model. In POPL '05: Proc. 32nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 378-391, January 2005. DOI: 10.1145/1040305.1040336 34, 35, 36, 65, 97, 103
-
(2005)
POPL '05: Proc. 32nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 378-391
-
-
Manson, J.1
Pugh, W.2
Sarita, V.3
-
208
-
-
33745697046
-
Scott. Adaptive software trans-actional memory
-
September Earlier but expanded version available as TR 868, University of Rochester Computer Science Dept., May 2005 131,132
-
Virendra J. Marathe, William N. Scherer III, and Michael L. Scott. Adaptive software trans-actional memory. In Proc. 19th International Symposium on Distributed Computing, September 2005. Earlier but expanded version available as TR 868, University of Rochester Computer Science Dept., May 2005. 131, 132
-
(2005)
Proc. 19th International Symposium on Distributed Computing
-
-
Marathe, V.J.1
Scherer Iii, W.N.2
Michael, L.3
-
210
-
-
77954925731
-
-
Technical Report TR 893, Computer Science Department, University of Rochester March Condensed version presented at TRANSACT '06 15, 131, 132, 197, 198
-
Virendra J. Marathe, Michael F. Spear, Christopher Heriot, Athul Acharya, David Eisenstat, William N.Scherer III,and Michael L.Scott. Lowering the overhead of software transactional memory. Technical Report TR 893, Computer Science Department, University of Rochester, March 2006. Condensed version presented at TRANSACT '06. 15, 131, 132, 197, 198
-
(2006)
Scott. Lowering the Overhead of Software Transactional Memory
-
-
Virendra J.Marathe1
Spear, M.F.2
Heriot, C.3
Acharya, A.4
Eisenstat, D.5
Scherer Iii, W.N.6
Michael, L.7
-
211
-
-
55849106687
-
Scott. Scalable techniques for transparent privatization in software transactional memory
-
September DOI: 10.1109/ICPP.2008.69, 138, 139
-
Virendra J. Marathe, Michael F. Spear, and Michael L. Scott. Scalable techniques for transparent privatization in software transactional memory. In ICPP '08: Proc. 37th International Conference on Parallel Processing, September 2008. DOI: 10.1109/ICPP.2008.69 138, 139
-
(2008)
ICPP '08: Proc. 37th International Conference on Parallel Processing
-
-
Marathe, V.J.1
Spear, M.F.2
Michael, L.3
-
213
-
-
33745211930
-
Autolocker: Synchronization inference for atomic sections
-
January DOI: 10.1145/1111037.1111068 9, 65
-
Bill McCloskey, Feng Zhou, David Gay, and Eric Brewer. Autolocker: synchronization inference for atomic sections. In POPL '06: Proc. 33rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 346-358, January 2006. DOI: 10.1145/1111037.1111068 9, 65
-
(2006)
POPL '06: Proc. 33rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 346-358
-
-
McCloskey, B.1
Zhou, F.2
Gay, D.3
Eric, Brewer.4
-
214
-
-
33745203409
-
Architectural semantics for practical transactional memory
-
June 81, 88, 201, 202
-
Austen McDonald, JaeWoong Chung, Brian D. Carlstrom, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, and Kunle Olukotun. Architectural semantics for practical transactional memory. In ISCA '06: Proc. 33rd Annual International Symposium on Computer Architecture, pages 53-65, June 2006. 81, 88, 201, 202
-
(2006)
ISCA '06: Proc. 33rd Annual International Symposium on Computer Architecture
, pp. 53-65
-
-
McDonald, A.1
Chung, J.2
Carlstrom, B.D.3
Cao Minh, C.4
Chafi, H.5
Kozyrakis, C.6
Kunle, Olukotun.7
-
215
-
-
77954921682
-
Concurrent GC leveraging transactional memory
-
February DOI: 10.1145/1345206.1345238 83
-
Phil McGachey, Ali-Reza Adl-Tabatabai, Richard L. Hudson, Vijay Menon, Bratin Saha, and Tatiana Shpeisman. Concurrent GC leveraging transactional memory. In PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 217-226, February 2008. DOI: 10.1145/1345206.1345238 83
-
(2008)
PPoPP '08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 217-226
-
-
McGachey, P.1
Adl-Tabatabai, A.2
Hudson, R.L.3
Menon, V.4
Saha, B.5
Tatiana, Shpeisman.6
-
217
-
-
70450267487
-
Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory
-
June DOI: 10.1145/1542476.1542495 125
-
Mojtaba Mehrara, Jeff Hao, Po-Chun Hsu, and Scott Mahlke. Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory. In PLDI '09: Proc. 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 166-176, June 2009. DOI: 10.1145/1542476.1542495 125
-
(2009)
PLDI '09: Proc. 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 166-176
-
-
Mehrara, M.1
Hao, J.2
Hsu, P.3
Scott, Mahlke.4
-
218
-
-
49049122293
-
Single global lock semantics in a weakly atomic STM. in TRANSACT '08
-
February 37, 38, 65, 136, 137
-
Vijay Menon,StevenBalensiefer,TatianaShpeisman,Ali-RezaAdl-Tabatabai, Richard Hudson, Bratin Saha, and Adam Welc. Single global lock semantics in a weakly atomic STM. In TRANSACT '08: 3rd Workshop on Transactional Computing, February 2008. 31, 37, 38, 65, 136, 137
-
(2008)
3rd Workshop on Transactional Computing
, vol.31
-
-
Menon, V.1
Balensiefer, S.2
Shpeisman, T.3
Adl-Tabatabai, A.-R.4
Hudson, R.5
Saha, B.6
Welc, A.7
-
219
-
-
57349159221
-
Practical weak-atomicity semantics for Java STM
-
June DOI: 10.1145/1378533.1378588, 31, 62, 65, 136
-
Vijay Menon, Steven Balensiefer, Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, Richard L. Hudson, Bratin Saha, and Adam Welc. Practical weak-atomicity semantics for Java STM. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 314-325, June 2008. DOI: 10.1145/1378533.1378588 31, 62, 65, 136
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 314-325
-
-
Menon, V.1
Balensiefer, S.2
Shpeisman, T.3
Adl-Tabatabai, A.4
Hudson, R.5
Saha L, B.6
Welc., A.7
-
220
-
-
33745217852
-
A verifiable SSA program representation for aggressive compiler optimization
-
January 114
-
Vijay S. Menon, Neal Glew, Brian R. Murphy, Andrew McCreight, Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, and Leaf Petersen. A verifiable SSA program representation for aggressive compiler optimization. In POPL '06:Proc.33rd ACMSIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 397-408, January 2006. 114
-
(2006)
POPL '06:Proc.33rd ACMSIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 397-408
-
-
Menon, V.S.1
Glew, N.2
Murphy, B.R.3
McCreight, A.4
Shpeisman, T.5
Adl-Tabatabai, A.6
Leaf, Petersen.7
-
221
-
-
3042671335
-
Hazard pointers: Safe memory reclamation for lock-free objects
-
June DOI: 10.1109/TPDS.2004.8, 82
-
Maged M. Michael. Hazard pointers: safe memory reclamation for lock-free objects. IEEE Transactions on Parallel and Distributed Systems, 15(6):491-504, June 2004. DOI: 10.1109/TPDS.2004.8 82
-
(2004)
IEEE Transactions on Parallel and Distributed Systems
, vol.15
, Issue.6
, pp. 491-504
-
-
Michael, M.M.1
-
222
-
-
0029723606
-
Scott. Simple,fast,and practical non-blocking and blocking concurrent queue algorithms
-
May DOI: 10.1145/248052.248106, 2
-
Maged M.Michael and MichaelL.Scott. Simple,fast,and practical non-blocking and blocking concurrent queue algorithms. In PODC '96: Proc. 15th Annual ACM Symposium on Prin-ciples of Distributed Computing, pages 267-275, May 1996. DOI: 10.1145/248052.248106 2
-
(1996)
PODC '96: Proc. 15th Annual ACM Symposium on Prin-ciples of Distributed Computing
, pp. 267-275
-
-
Maged, M.M.1
Michael, L.2
-
224
-
-
77954444107
-
Multithreaded software transactional memory and OpenMP
-
September DOI: 10.1145/1327171.1327181 44
-
Milo? Milovanović, Roger Ferrer, Vladimir Gajinov, Osman S. Unsal, Adrián Cristal, Eduard Ayguadé, and Mateo Valero. Multithreaded software transactional memory and OpenMP. In MEDEA '07: Proc. 2007 Workshop on Memory Performance, pages 81-88, September 2007. DOI: 10.1145/1327171.1327181 44
-
(2007)
MEDEA '07: Proc. 2007 Workshop on Memory Performance
, pp. 81-88
-
-
Milovanović, M.1
Ferrer, R.2
Gajinov, V.3
Unsal, O.S.4
Cristal, A.5
Ayguadé, E.6
Mateo, Valero.7
-
225
-
-
67649859925
-
High-level small-step operational semantics for transactions
-
January Earlier version presented at TRANSACT '07 DOI: 10.1145/1328438.1328448, 23, 31, 38, 40, 44, 68, 145
-
Katherine F. Moore and Dan Grossman. High-level small-step operational semantics for transactions. In POPL '08: Proc. 35th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 51-62, January 2008. Earlier version presented at TRANSACT '07. DOI: 10.1145/1328438.1328448 23, 31, 38, 40, 44, 68, 145
-
(2008)
POPL '08: Proc. 35th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages
, pp. 51-62
-
-
Moore, K.F.1
Dan, Grossman.2
-
226
-
-
33748873605
-
Wood. LogTM: Log-based transactional memory
-
February 14, 21, 22, 147, 170, 172
-
Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, and David A. Wood. LogTM: Log-based transactional memory. In HPCA '06: Proc. 12th International Symposium on High-Performance Computer Architecture, pages 254-265, February 2006. 14, 21, 22, 147, 170, 172
-
(2006)
HPCA '06: Proc. 12th International Symposium on High-Performance Computer Architecture
, pp. 254-265
-
-
Moore, K.E.1
Bobba, J.2
Moravan, M.J.3
Hill, M.D.4
David, A.5
-
227
-
-
34547396983
-
Wood. Supporting nested transactional memory in LogTM
-
October DOI: 10.1145/1168857.1168902, 81, 201
-
Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore, Luke Yen, Mark D. Hill, Ben Liblit, Michael M. Swift, and David A. Wood. Supporting nested transactional memory in LogTM. In ASPLOS '06: Proc. 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 359-370, October 2006. DOI: 10.1145/1168857.1168902 81, 201
-
(2006)
ASPLOS '06: Proc. 12th International Conference on Architectural Support for Programming Languages and Operating Systems
, pp. 359-370
-
-
Moravan, M.J.1
Bobba, J.2
Moore, K.E.3
Yen, L.4
Hill, M.D.5
Liblit, B.6
Swift, M.M.7
David, A.8
-
228
-
-
33749236639
-
Nested transactional memory: Model and architecture sketches
-
DOI 10.1016/j.scico.2006.05.010, PII S0167642306001183, Synchronization and Concurrency in Object-oriented Languages
-
J. Eliot B. Moss and Antony L. Hosking. Nested transactional memory: Model and architecture sketches. 63(2):186-201, December 2006. DOI: 10.1016/j.scico.2006.05.010 42, 43, 202 (Pubitemid 44486443)
-
(2006)
Science of Computer Programming
, vol.63
, Issue.2
, pp. 186-201
-
-
Moss, J.E.B.1
Hosking, A.L.2
-
230
-
-
34748834011
-
Open nesting in software transactional memory
-
DOI 10.1145/1229428.1229442, Proceedings of the 2007 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP'07
-
Yang Ni, Vijay S. Menon, Ali-Reza Adl-Tabatabai, Antony L. Hosking, Richard L. Hudson, J. Eliot B. Moss, Bratin Saha, and Tatiana Shpeisman. Open nesting in software transactional memory. In PPoPP '07: Proc. 12th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, pages 68-78, March 2007. DOI: 10.1145/1229428.1229442 43 (Pubitemid 47479082)
-
(2007)
Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP
, pp. 68-78
-
-
Ni, Y.1
Menon, V.S.2
Adl-Tabatabai, A.-R.3
Hosking, A.L.4
Hudson, R.L.5
Moss, J.E.B.6
Saha, B.7
Shpeisman, T.8
-
231
-
-
63549085114
-
Design and implementation of transactional constructs for C/C++
-
September DOI: 10.1145/1449764.1449780, 62, 69, 80
-
Yang Ni, Adam Welc, Ali-Reza Adl-Tabatabai, Moshe Bach,Sion Berkowits, James Cownie, Robert Geva, Sergey Kozhukow, Ravi Narayanaswamy, Jeffrey Olivier, Serguei Preis, Bratin Saha, Ady Tal, and Xinmin Tian. Design and implementation of transactional constructs for C/C++. In OOPSLA '08: Proc. 23rd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pages 195-212, September 2008. DOI: 10.1145/1449764.1449780 62, 69, 80
-
(2008)
OOPSLA '08: Proc. 23rd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications
, pp. 195-212
-
-
Ni, Y.1
Welc, A.2
Adl-Tabatabai, A.3
Berkowits, B.4
Cownie M, J.5
Geva, R.6
Kozhukow, S.7
Narayanaswamy, R.8
Olivier, J.9
Preis, S.10
Saha, B.11
Tal, A.12
Xinmin, Tian.13
-
235
-
-
47849112591
-
JudoSTM: A dynamic binary-rewriting approach to software transactional memory
-
September DOI: 10.1109/PACT.2007.42, 55, 68, 102, 124, 126
-
Marek Olszewski, Jeremy Cutler, and J. Gregory Steffan. JudoSTM: a dynamic binary-rewriting approach to software transactional memory. In PACT '07: Proc. 16th International Conference on Parallel Architecture and Compilation Techniques, pages 365-375, September 2007. DOI: 10.1109/PACT.2007.42 55, 68, 102, 124, 126
-
(2007)
PACT '07: Proc. 16th International Conference on Parallel Architecture and Compilation Techniques
, pp. 365-375
-
-
Olszewski, M.1
Cutler, J.2
Gregory Steffan., J.3
-
236
-
-
38549121575
-
The future of microprocessors
-
DOI: 10.1145/1095408.1095418, 1
-
Kunle Olukotun and Lance Hammond. The future of microprocessors. Queue, 3(7):26-29, 2005. DOI: 10.1145/1095408.1095418 1
-
(2005)
Queue
, vol.3
, Issue.7
, pp. 26-29
-
-
Olukotun, K.1
Lance, Hammond.2
-
237
-
-
77749327206
-
-
Technical Report 2009-12, IPD, University of Karlsruhe, Germany, September 94
-
Victor Pankratius,Ali-Reza Adl-Tabatabai,and Frank Otto. Does transactional memory keep its promises? Results from an empirical study. Technical Report 2009-12, IPD, University of Karlsruhe, Germany, September 2009. 94
-
(2009)
Does Transactional Memory Keep its Promises? Results from an Empirical Study
-
-
Pankratius, V.1
Adl-Tabatabai, A.2
Frank, Otto.3
-
238
-
-
84885764504
-
Extending concurrency of transactional memory programs by using value prediction
-
May DOI: 10.1145/1531743.1531748 56
-
Salil Pant and Gregory Byrd. Extending concurrency of transactional memory programs by using value prediction. In CF '09: Proc. 6th ACM conference on Computing frontiers, pages 11-20, May 2009. DOI: 10.1145/1531743.1531748 56
-
(2009)
CF '09: Proc. 6th ACM Conference on Computing Frontiers
, pp. 11-20
-
-
Pant, S.1
Gregory, Byrd.2
-
239
-
-
70449713893
-
Limited early value communication to improve performance of transactional memory
-
June DOI: 10.1145/1542275.1542334 56
-
Salil Pant and Gregory Byrd. Limited early value communication to improve performance of transactional memory. In ICS '09: Proc. 23rd International Conference on Supercomputing, pages 421-429, June 2009. DOI: 10.1145/1542275.1542334 56
-
(2009)
ICS '09: Proc. 23rd International Conference on Supercomputing
, pp. 421-429
-
-
Pant, S.1
Gregory, Byrd.2
-
240
-
-
56749158662
-
The limits of software transactional memory (STM): Dissecting Haskell STM applications on a many-core environment
-
May Earlier version presented at TRANSACT '07 DOI: 10.1145/1366230. 1366241, 90, 92
-
Cristian Perfumo, Nehir Sönmez, Srdjan Stipic, Osman S. Unsal, Adrián Cristal, Tim Harris, and Mateo Valero. The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment. In CF '08: Proc. 5th conference on Computing frontiers, pages 67-78, May 2008. Earlier version presented at TRANSACT '07. DOI: 10.1145/1366230.1366241 90, 92
-
(2008)
CF '08: Proc. 5th Conference on Computing Frontiers
, pp. 67-78
-
-
Perfumo, C.1
Sönmez, N.2
Stipic, S.3
Unsal, O.S.4
Cristal, A.5
Harris, T.6
Valero., M.7
-
241
-
-
31844432918
-
Transactional lock-free objects for real-time Java
-
53, 63, 84
-
Filip Pizlo, Marek Prochazka, Suresh Jagannathan, and Jan Vitek. Transactional lock-free objects for real-time Java. In CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs, pages 54-62, 2004. 53, 63, 84
-
(2004)
CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs
, pp. 54-62
-
-
Pizlo, F.1
Prochazka, M.2
Jagannathan, S.3
Jan, Vitek.4
-
242
-
-
72249089012
-
Operating systems transactions
-
October DOI: 10.1145/1629575.1629591, 15, 81, 88
-
Donald E. Porter, Owen S. Hofmann, Christopher J. Rossbach, Alexander Benn, and Emmett Witchel. Operating systems transactions. In SOSP '09: Proc. 22nd ACM SIGOPS Symposium on Operating Systems Principles, pages 161-176, October 2009. DOI: 10.1145/1629575.1629591 15, 81, 88
-
(2009)
SOSP '09: Proc. 22nd ACM SIGOPS Symposium on Operating Systems Principles
, pp. 161-176
-
-
Porter, D.E.1
Hofmann, O.S.2
Rossbach, C.J.3
Benn, A.4
Emmett, Witchel.5
-
244
-
-
63549087228
-
Scalable and reliable communication for hardware transactional memory
-
October DOI: 10.1145/1454115.1454137 182
-
Seth H. Pugsley, Manu Awasthi, Niti Madan, Naveen Muralimanohar, and Rajeev Bala-subramonian. Scalable and reliable communication for hardware transactional memory. In PACT '08: Proc. 17th International Conference on Parallel Architectures and Compilation Techniques, pages 144-154, October 2008. DOI: 10.1145/1454115.1454137 182
-
(2008)
PACT '08: Proc. 17th International Conference on Parallel Architectures and Compilation Techniques
, pp. 144-154
-
-
Pugsley, S.H.1
Awasthi, M.2
Madan, N.3
Muralimanohar, N.4
Bala-Subramonian, R.5
-
247
-
-
0035694494
-
Speculative lock elision: Enabling highly concurrent multithreaded execution
-
December 93, 96, 149, 150, 159
-
Ravi Rajwar and James R. Goodman. Speculative lock elision: enabling highly concurrent multithreaded execution. In MICRO '01: Proc. 34th International Symposium on Microarchitecture, pages 294-305, December 2001. 93, 96, 149, 150, 159
-
(2001)
MICRO '01: Proc. 34th International Symposium on Microarchitecture
, pp. 294-305
-
-
Rajwar, R.1
Goodman, J.R.2
-
249
-
-
10744228669
-
Transactional execution: Toward reliable, high-performance multithreading
-
Nov-Dec DOI: 10.1109/MM.2003.1261395, 166 DOI: 10.1109/MM.2003.1261395, 166
-
Ravi Rajwar and James R. Goodman. Transactional execution: toward reliable, high-performance multithreading. IEEE Micro, 23(6):117-125, Nov-Dec 2003.
-
(2003)
IEEE Micro
, vol.23
, Issue.6
, pp. 117-125
-
-
Rajwar, R.1
Goodman, J.R.2
-
252
-
-
35348903787
-
MetaTm/TxLinux: Transactional memory for an operating system
-
DOI 10.1145/1250662.1250675, ISCA'07: 34th Annual International Symposium on Computer Architecture, Conference Proceedings
-
Hany E. Ramadan, Christopher J. Rossbach, Donald E. Porter, Owen S. Hofmann, Aditya Bhandari, and Emmett Witchel. MetaTM/TxLinux: transactional memory for an operating system. In ISCA '07: Proc. 34th annual international symposium on Computer architecture, pages 92-103, 2007. A later paper about this work appeared in CACM 51(9), September 2008. DOI: 10.1145/1250662.1250675 93 (Pubitemid 47582094)
-
(2007)
Proceedings - International Symposium on Computer Architecture
, pp. 92-103
-
-
Ramadan, H.E.1
Rossbach, C.J.2
Porter, D.E.3
Hofmann, O.S.4
Bhandari, A.5
Witchel, E.6
-
254
-
-
67650073118
-
Committing conflicting transactions in an STM
-
February DOI: 10.1145/1504176.1504201 56
-
Hany E. Ramadan, Indrajit Roy, Maurice Herlihy, and Emmett Witchel. Committing conflicting transactions in an STM. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 163-172, February 2009. DOI: 10.1145/1504176.1504201 56
-
(2009)
PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 163-172
-
-
Ramadan, H.E.1
Roy, I.2
Herlihy, M.3
Emmett, Witchel.4
-
256
-
-
0000422707
-
Context-sensitive synchronization-sensitive analysis is undecidable
-
DOI: 10.1145/349214.349241, 2
-
G. Ramalingam. Context-sensitive synchronization-sensitive analysis is undecidable. TOPLAS: ACM Transactions on Programming Languages and Systems, 22(2):416-430, 2000. DOI: 10.1145/349214.349241 2
-
(2000)
TOPLAS: ACM Transactions on Programming Languages and Systems
, vol.22
, Issue.2
, pp. 416-430
-
-
Ramalingam., G.1
-
257
-
-
70350599977
-
Detecting and tolerating asymmetric races
-
February DOI: 10.1145/1504176.1504202 31
-
Paruj Ratanaworabhan, Martin Burtscher, Darko Kirovski, Benjamin Zorn, Rahul Nagpal, and Karthik Pattabiraman. Detecting and tolerating asymmetric races. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 173-184, February 2009. DOI: 10.1145/1504176.1504202 31
-
(2009)
PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 173-184
-
-
Ratanaworabhan, P.1
Burtscher, M.2
Kirovski, D.3
Zorn, B.4
Nagpal, R.5
Pattabiraman, K.6
-
259
-
-
36849001314
-
Brief announcement: From causal to z-linearizable transactional memory
-
DOI 10.1145/1281100.1281162, PODC'07: Proceedings of the 26th Annual ACM Symposium on Principles of Distributed Computing
-
Torval Riegel, Christof Fetzer, Heiko Sturzrehm, and Pascal Felber. From causal to z-linearizable transactional memory (brief announcement). In PODC '07: Proc. 26th ACM symposium on Principles of distributed computing, pages 340-341, August 2007. DOI: 10.1145/1281100.1281162 27 (Pubitemid 350229345)
-
(2007)
Proceedings of the Annual ACM Symposium on Principles of Distributed Computing
, pp. 340-341
-
-
Riegel, T.1
Fetzer, C.2
Sturzrehm, H.3
Felber, P.4
-
261
-
-
33845233298
-
A lazy snapshot algorithm with eager validation
-
September DOI: 10.1007/11864219-20, 15, 123
-
Torvald Riegel, Pascal Felber, and Christof Fetzer. A lazy snapshot algorithm with eager validation. In DISC '06: Proc. 20th International Symposium on Distributed Computing, volume 4167 of Lecture Notes in Computer Science, pages 284-298, September 2006. DOI: 10.1007/11864219-20 15, 123
-
(2006)
DISC '06: Proc. 20th International Symposium on Distributed Computing Volume 4167 of Lecture Notes in Computer Science
, pp. 284-298
-
-
Riegel, T.1
Felber, P.2
Fetzer, C.3
-
262
-
-
48249150910
-
Snapshot isolation for software trans-actional memory
-
June 27, 123
-
Torvald Riegel, Christof Fetzer, and Pascal Felber. Snapshot isolation for software trans-actional memory. In TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006. 27, 123
-
(2006)
TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing
-
-
Riegel, T.1
Fetzer, C.2
Pascal, Felber.3
-
263
-
-
35248819689
-
Time-based transactional memory with scalable time bases
-
DOI 10.1145/1248377.1248415, SPAA'07: Proceedings of the Nineteenth Annual Symposium on Parallelism in Algorithms and Architectures
-
Torvald Riegel, Christof Fetzer, and Pascal Felber. Time-based transactional memory with scalable time bases. In SPAA '07: Proc. 19th ACM Symposium on Parallelism in Algorithms and Architectures, pages 221-228, June 2007. DOI: 10.1145/1248377.1248415 121 (Pubitemid 47568571)
-
(2007)
Annual ACM Symposium on Parallelism in Algorithms and Architectures
, pp. 221-228
-
-
Riegel, T.1
Fetzer, C.2
Felber, P.3
-
265
-
-
84876750326
-
AtomCaml: First-class atomicity via rollback
-
September DOI: 10.1145/1086365.1086378, 62, 73, 75, 86
-
Michael F. Ringenburg and Dan Grossman. AtomCaml: First-class atomicity via rollback. In Proc. 10th ACM SIGPLAN International Conference on Functional Programming, September 2005. DOI: 10.1145/1086365.1086378 62, 73, 75, 86
-
(2005)
Proc. 10th ACM SIGPLAN International Conference on Functional Programming
-
-
Ringenburg, M.F.1
Dan, Grossman.2
-
267
-
-
0017983393
-
System level concurrency control for distributed database systems
-
DOI: 10.1145/320251.320260, 161
-
Daniel J. Rosenkrantz, Richard E. Stearns, and Philip M. Lewis, II. System level concurrency control for distributed database systems. TODS: ACM Transactions on Database Systems, 3(2):178-198, 1978. DOI: 10.1145/320251.320260 161
-
(1978)
TODS: ACM Transactions on Database Systems
, vol.3
, Issue.2
, pp. 178-198
-
-
Rosenkrantz, D.J.1
Stearns, R.E.2
Lewis Ii, P.M.3
-
269
-
-
41349084540
-
TxLinux: Using and managing hardware transactional memory in an operating system
-
DOI 10.1145/1294261.1294271, SOSP'07: Proceedings of the 21st ACM Symposium on Operating Systems Principles
-
Christopher J. Rossbach, Owen S. Hofmann, Donald E. Porter, Hany E. Ramadan, Aditya Bhandari,and Emmett Witchel. TxLinux:using and managing hardware transactional memory in an operating system. In SOSP '07: Proc. 21st ACM SIGOPS Symposium on Operating Systems Principles, pages 87-102, October 2007. A later paper about this work appeared in C ACM 51(9), September 2008. DOI: 10.1145/1294261.1294271 93 (Pubitemid 351436324)
-
(2007)
Operating Systems Review (ACM)
, pp. 87-102
-
-
Rossbach, C.J.1
Hofmann, O.S.2
Porter, D.E.3
Ramadan, H.E.4
Aditya, B.5
Witchel, E.6
-
270
-
-
50849106093
-
TxLinux and MetaTM: Transactional memory and the operating system
-
September Earlier versions of this work appeared at ISCA '07 and SOSP '07 DOI: 10.1145/1378727.1378747 14, 93
-
Christopher J. Rossbach, Hany E. Ramadan, Owen S. Hofmann, Donald E. Porter, Aditya Bhandari, and Emmett Witchel. TxLinux and MetaTM: transactional memory and the operating system. Communications of the ACM,51(9):83-91,September 2008. Earlier versions of this work appeared at ISCA '07 and SOSP '07. DOI: 10.1145/1378727.1378747 14, 93
-
(2008)
Communications of the ACM
, vol.51
, Issue.9
, pp. 83-91
-
-
Rossbach, C.J.1
Ramadan, H.E.2
Hofmann, O.S.3
Porter, D.E.4
Bhandari, A.5
Emmett, Witchel.6
-
272
-
-
34548038415
-
Enabling scalability and performance in a large scale CMP environment
-
DOI 10.1145/1272996.1273006, Operating Systems Review - Proceedings of the 2007 EuroSys Conference
-
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar Ghuloum, Mohan Rajagopalan, Richard L. Hudson, Leaf Petersen, Vijay Menon, Brian Murphy,Tatiana Shpeisman, Eric Sprangle, Anwar Rohillah, Doug Carmean, and Jesse Fang. Enabling scalability and performance in a large scale CMP environment. In EuroSys '07: Proc. 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, pages 73-86, March 2007. DOI: 10.1145/1272996.1273006 109 (Pubitemid 47281576)
-
(2007)
Operating Systems Review (ACM)
, pp. 73-86
-
-
Saha, B.1
Adl-Tabatabai, A.-R.2
Ghuloum, A.3
Rajagopalan, M.4
Hudson, R.L.5
Petersen, L.6
Menon, V.7
Murphy, B.8
Shpeisman, T.9
Sprangle, E.10
Rohillah, A.11
Carmean, D.12
Fang, J.13
-
273
-
-
33751032129
-
McRT-STM: A high performance software transactional memory system for a multi-core runtime
-
March DOI: 10.1145/1122971.1123001, 47, 102, 108, 109, 115
-
Bratin Saha, Ali-Reza Adl-Tabatabai, Richard L. Hudson, Chi Cao Minh, and Benjamin Hertzberg. McRT-STM: a high performance software transactional memory system for a multi-core runtime. In PPoPP '06: Proc. 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 187-197, March 2006. DOI: 10.1145/1122971.1123001 47, 102, 108, 109, 115
-
(2006)
PPoPP '06: Proc. 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 187-197
-
-
Saha, B.1
Adl-Tabatabai, A.2
Hudson, R.L.3
Cao Minh, C.4
Benjamin, Hertzberg.5
-
275
-
-
47349104267
-
Implementing signatures for transactional memory
-
DOI: 10.1109/MICRO.2007.20, 174, 175
-
Daniel Sanchez, Luke Yen, Mark D. Hill, and Karthikeyan Sankaralingam. Implementing signatures for transactional memory. In MICRO '07: Proc. 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 123-133, 2007. DOI: 10.1109/MICRO.2007.20 174, 175
-
(2007)
MICRO '07: Proc. 40th Annual IEEE/ACM International Symposium on Microarchitecture
, pp. 123-133
-
-
Sanchez, D.1
Yen, L.2
Hill, M.D.3
Sankaralingam, K.4
-
276
-
-
70449566810
-
Dynamically filtering thread-local variables in lazy-lazy hardware transactional memory
-
June 178
-
Sutirtha Sanyal,Adrián Cristal, Osman S. Unsal,Mateo Valero, and Sourav Roy. Dynamically filtering thread-local variables in lazy-lazy hardware transactional memory. In HPCC '09: Proc. 11th Conference on High Performance Computing and Communications, June 2009. 178
-
(2009)
HPCC '09: Proc. 11th Conference on High Performance Computing and Communications
-
-
Sanyal, S.1
Cristal, A.2
Unsal, O.S.3
Valero, M.4
Roy., S.5
-
277
-
-
32344451576
-
Scott. Contention management in dynamic software transactional memory
-
July 29, 51, 131, In conjunction with PODC'04. Please also download errata from
-
William N. Scherer III and Michael L. Scott. Contention management in dynamic software transactional memory. In CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs, July 2004. In conjunction with PODC'04. Please also download errata from http://www.cs.rochester.edu/u/scott/ papers/2004-CSJP-contention-mgmt-errata.pdf. 29, 51, 131
-
(2004)
CSJP '04: Proc. ACM PODC Workshop on Concurrency and Synchronization in Java Programs
-
-
Scherer Iii, W.N.1
Michael, L.2
-
280
-
-
67650085028
-
Dynamic optimization for efficient strong atomicity
-
September DOI: 10.1145/1449764.1449779, 35, 71
-
Florian T. Schneider, Vijay Menon, Tatiana Shpeisman, and Ali-Reza Adl-Tabatabai. Dynamic optimization for efficient strong atomicity. In OOPSLA '08:Proc.23rd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pages 181-194, September 2008. DOI: 10.1145/1449764.1449779 35, 71
-
(2008)
OOPSLA '08:Proc.23rd ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications
, pp. 181-194
-
-
Schneider, F.T.1
Menon, V.2
Shpeisman, T.3
Adl-Tabatabai, A.-R.4
-
285
-
-
27644479382
-
-
Technical Report MSR-TR-2004-140 Microsoft Research December 80, 83
-
Avraham Shinnar, David Tarditi, Mark Plesko, and Bjarne Steensgaard. Integrating support for undo with exception handling. Technical Report MSR-TR-2004-140, Microsoft Research, December 2004. 80, 83
-
(2004)
Integrating Support for Undo with Exception Handling
-
-
Shinnar, A.1
Tarditi, D.2
Plesko, M.3
Steensgaard, B.4
-
286
-
-
70449637856
-
Towards transactional memory semantics for C++
-
August DOI: 10.1145/1583991.1584012, 62, 80
-
Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, Robert Geva, Yang Ni, and Adam Welc. Towards transactional memory semantics for C++. In SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures, pages 49-58, August 2009. DOI: 10.1145/1583991.1584012 62, 80
-
(2009)
SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures
, pp. 49-58
-
-
Shpeisman, T.1
Adl-Tabatabai, A.2
Geva, R.3
Ni, Y.4
Adam, Welc.5
-
287
-
-
67650091971
-
Enforcing isolation and ordering in STM
-
June DOI: 10.1145/1250734.1250744, 31, 35, 40, 71
-
TatianaShpeisman,Vijay Menon,Ali-RezaAdl-Tabatabai,SteveBalensiefer,Dan Grossman, Richard Hudson, Katherine F. Moore, and Bratin Saha. Enforcing isolation and ordering in STM. In PLDI '07: Proc. 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 78-88, June 2007.DOI: 10.1145/1250734.1250744 31, 35, 40, 71
-
(2007)
PLDI '07: Proc. 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 78-88
-
-
Shpeisman, T.1
Menon, V.2
Adl-Tabatabai, A.-R.3
Balensiefer, S.4
Grossman, D.5
Hudson, R.6
Moore, K.F.7
Saha, B.8
-
288
-
-
77954893999
-
-
Technical Report TR 887, Computer Science Department, University of Rochester December Revised, March 2006; condensed version presented at TRANSACT '06. 182, 198
-
Arrvindh Shriram,Virendra J. Marathe, Sandhya Dwarkadas,Michael L. Scott, David Eisen-stat,Christopher Heriot,William N.Scherer III,and Michael F.Spear. Hardware acceleration of software transactional memory. Technical Report TR 887, Computer Science Department, University of Rochester, December 2005. Revised, March 2006; condensed version presented at TRANSACT '06. 182, 198
-
(2005)
Hardware Acceleration of Software Transactional Memory
-
-
Shriram, A.1
Marathe, V.J.2
Dwarkadas, S.3
Scott, M.L.4
Eisen-Stat, D.5
Heriot, C.6
Scherer III, W.N.7
Spear, M.F.8
-
289
-
-
70449715741
-
Refereeing conflicts in hardware transac-tional memory
-
June Also available asTR 939, Department of Computer Science, University of Rochester, September 2008 DOI: 10.1145/1542275.1542299, 50, 52, 147, 152, 170, 182, 198
-
Arrvindh Shriraman and Sandhya Dwarkadas. Refereeing conflicts in hardware transac-tional memory. In ICS '09: Proc. 23rd International Conference on Supercomputing, pages 136-146, June 2009. Also available asTR 939, Department of Computer Science, University of Rochester, September 2008. DOI: 10.1145/1542275.1542299 50, 52, 147, 152, 170, 182, 198
-
(2009)
ICS '09: Proc. 23rd International Conference on Supercomputing
, pp. 136-146
-
-
Shriraman, A.1
Sandhya, Dwarkadas.2
-
290
-
-
77954897424
-
Scott. Flexible decoupled trans-actional memory support
-
June Earlier version published in ISCA '08. 50, 52, 147, 170, 182, 183, 198
-
Arrvindh Shriraman, Sandhya Dwarkadas, and Michael L. Scott. Flexible decoupled trans-actional memory support. Journal of Parallel and Distributed Computing: Special Issue on Transactional Memory, June 2010. Earlier version published in ISCA '08. 50, 52, 147, 170, 182, 183, 198
-
(2010)
Journal of Parallel and Distributed Computing: Special Issue on Transactional Memory
-
-
Shriraman, A.1
Dwarkadas, S.2
Michael, L.3
-
291
-
-
35348907278
-
An integrated hardware-software approach to flexible transactional memory
-
DOI 10.1145/1250662.1250676, ISCA'07: 34th Annual International Symposium on Computer Architecture, Conference Proceedings
-
Arrvindh Shriraman, Michael F. Spear, Hemayet Hossain, Virendra Marathe, Sandhya Dwarkadas, and Michael L. Scott. An integrated hardware-software approach to flexible transactional memory. In ISCA '07: Proc. 34rd Annual International Symposium on Computer Architecture, pages 104-115, June 2007. DOI: 10.1145/1250662.1250676 197 (Pubitemid 47582095)
-
(2007)
Proceedings - International Symposium on Computer Architecture
, pp. 104-115
-
-
Shriraman, A.1
Spear, M.F.2
Hossain, H.3
Marathe, V.J.4
Dwarkadas, S.5
Scott, M.L.6
-
292
-
-
0003863997
-
-
Ed Sikha, Rick Simpson, Cathy May, Hank Warren editors Morgan Kaufmann Publishers Inc., San Francisco, CA, USA
-
Ed Sikha, Rick Simpson, Cathy May, and Hank Warren, editors. The PowerPC architecture: a specification for a new family of RISC processors. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1994. 155
-
(1994)
The PowerPC Architecture: A Specification for A New Family of RISC Processors
, vol.155
-
-
-
295
-
-
0029531029
-
The microarchitecture of superscalar processors
-
December DOI: 10.1109/5.476078 152, 159
-
J. E. Smith and G. Sohi. The microarchitecture of superscalar processors. Proc. IEEE, 48:1609-1624, December 1995. DOI: 10.1109/5.476078 152, 159
-
(1995)
Proc. IEEE
, vol.48
, pp. 1609-1624
-
-
Smith, J.E.1
Sohi, G.2
-
296
-
-
84869664656
-
Taking the heat off transactions: Dynamic selection of pessimistic concurrency control
-
May 54, 109
-
Nehir Sonmez, Tim Harris, Adrián Cristal, Osman S. Unsal, and Mateo Valero. Taking the heat off transactions: dynamic selection of pessimistic concurrency control. In IPDPS '09: Proc. 23rd International Parallel and Distributed Processing Symposium, May 2009. 54, 109
-
(2009)
IPDPS '09: Proc. 23rd International Parallel and Distributed Processing Symposium
-
-
Sonmez, N.1
Harris, T.2
Cristal, A.3
Unsal, O.S.4
Mateo, Valero.5
-
297
-
-
79960139544
-
UnreadTVar: Extending Haskell software transactional memory for performance
-
April 56
-
Nehir Sonmez, Cristian Perfumo, Srdan Stipic, Osman Unsal, Adrian Cristal, and Mateo Valero. UnreadTVar: extending Haskell software transactional memory for performance. In Symposium on Trends in Functional Programming, April 2007. 56
-
(2007)
Symposium on Trends in Functional Programming
-
-
Sonmez, N.1
Perfumo, C.2
Stipic, S.3
Unsal, O.4
Cristal, A.5
Mateo, Valero.6
-
298
-
-
58849105939
-
Scott. Ordering-based semantics for software transactional memory
-
December Springer-Verlag Lecture Notes in Computer Science volume 5401 DOI: 10.1007/978-3-540-92221-6-19, 38, 136
-
Michael F. Spear, Luke Dalessandro, Virendra Marathe, and Michael L. Scott. Ordering-based semantics for software transactional memory. In OPODIS '08: Proc. 12th International Conference on Principles of Distributed Systems, pages 275-294, December 2008. Springer-Verlag Lecture Notes in Computer Science volume 5401. DOI: 10.1007/978-3-540-92221-6-19 38, 136
-
(2008)
OPODIS '08: Proc. 12th International Conference on Principles of Distributed Systems
, pp. 275-294
-
-
Spear, M.F.1
Dalessandro, L.2
Marathe, V.3
Michael, L.4
-
299
-
-
67650034868
-
Scott. A comprehensive strategy for contention management in software transactional memory
-
February DOI: 10.1145/1504176.1504199, 21, 50, 52, 53, 107, 108, 121, 184
-
Michael F. Spear, Luke Dalessandro, Virendra J. Marathe, and Michael L. Scott. A comprehensive strategy for contention management in software transactional memory. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 141-150, February 2009. DOI: 10.1145/1504176.1504199 21, 50, 52, 53, 107, 108, 121, 184
-
(2009)
PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 141-150
-
-
Spear, M.F.1
Dalessandro, L.2
Marathe, V.J.3
Michael, L.4
-
300
-
-
36849058693
-
Scott. Privatization techniques for software transactional memory (brief announcement)
-
August Extended version available as TR-915, Computer Science Department, University of Rochester, Feb. 2007 DOI: 10.1145/1281100.1281161, 137
-
Michael F. Spear, Virendra J. Marathe, Luke Dalessandro, and Michael L. Scott. Privatization techniques for software transactional memory (brief announcement). In PODC '07: Proc. 26th PODC ACM Symposium on Principles of Distributed Computing, August 2007. Extended version available as TR-915, Computer Science Department, University of Rochester, Feb. 2007, http://www.cs.rochester.edu/u/scott/papers/2007-TR915.pdf. DOI: 10.1145/1281100.1281161 137
-
(2007)
PODC '07: Proc. 26th PODC ACM Symposium on Principles of Distributed Computing
-
-
Spear, M.F.1
Marathe, V.J.2
Dalessandro, L.3
Michael, L.4
-
301
-
-
34748862427
-
Conflict detection and validation strategies for software transactional memory
-
September 115, 123, 131, 132
-
Michael F. Spear, Virendra J. Marathe,William N. Scherer III, and Michael L. Scott. Conflict detection and validation strategies for software transactional memory. In DISC '06: Proc. 20th International Symposium on Distributed Computing, September 2006. 115, 123, 131, 132
-
(2006)
DISC '06: Proc. 20th International Symposium on Distributed Computing
-
-
Spear, M.F.1
Marathe, V.J.2
Scherer III, W.N.3
Scott, M.L.4
-
302
-
-
57349150478
-
Inevitability mechanisms for software transactional memory
-
February 21, 81, 87
-
Michael F. Spear, Maged M. Michael, and Michael L. Scott. Inevitability mechanisms for software transactional memory. In TRANSACT '08: 3rd Workshop on Transactional Computing, February 2008. 21, 81, 87
-
(2008)
TRANSACT '08: 3rd Workshop on Transactional Computing
-
-
Spear, M.F.1
Michael, M.M.2
Scott, M.L.3
-
303
-
-
67650512035
-
Reducing memory ordering overheads in software transactional memory
-
March DOI: 10.1109/CGO.2009.30, 103, 120
-
Michael F. Spear, Maged M. Michael, Michael L. Scott, and Peng Wu. Reducing memory ordering overheads in software transactional memory. In CGO '09: Proc. 2009 International Symposium on Code Generation and Optimization, pages 13-24, March 2009. DOI: 10.1109/CGO.2009.30 103, 120
-
(2009)
CGO '09: Proc. 2009 International Symposium on Code Generation and Optimization
, pp. 13-24
-
-
Spear, M.F.1
Michael, M.M.2
Scott, M.L.3
Peng, Wu.4
-
304
-
-
57349198226
-
RingSTM: Scalable transactions with a single atomic instruction
-
June DOI: 10.1145/1378533.1378583, 15, 102, 124
-
Michael F. Spear, Maged M. Michael, and Christoph von Praun. RingSTM: scalable transactions with a single atomic instruction. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 275-284, June 2008. DOI: 10.1145/1378533.1378583 15, 102, 124
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 275-284
-
-
Spear, M.F.1
Michael, M.M.2
Von, C.Praun.3
-
305
-
-
35248816454
-
Nonblocking transactions without indirection using alert-on-update
-
DOI 10.1145/1248377.1248414, SPAA'07: Proceedings of the Nineteenth Annual Symposium on Parallelism in Algorithms and Architectures
-
Michael F. Spear, Arrvindh Shriraman, Luke Dalessandro, Sandhya Dwarkadas, and Michael L. Scott. Nonblocking transactions without indirection using alert-on-update. In SPAA '07: Proc. 19th ACM Symposium on Parallel Algorithms and Architectures, pages 210-220, June 2007. DOI: 10.1145/1248377.1248414 134 (Pubitemid 47568570)
-
(2007)
Annual ACM Symposium on Parallelism in Algorithms and Architectures
, pp. 210-220
-
-
Spear, M.F.1
Shriraman, A.2
Dalessandro, L.3
Dwarkadas, S.4
Scott, M.L.5
-
307
-
-
55849137688
-
Implementing and exploiting inevitability in software transactional memory
-
September DOI: 10.1109/ICPP.2008.55, 21, 87, 91, 141, 142
-
Michael F. Spear, Michael Silverman, Luke Dalessandro, Maged M.Michael, and Michael L. Scott. Implementing and exploiting inevitability in software transactional memory. In ICPP '08: Proc. 37th International Conference on Parallel Processing, September 2008. DOI: 10.1109/ICPP.2008.55 21, 87, 91, 141, 142
-
(2008)
ICPP '08: Proc. 37th International Conference on Parallel Processing
-
-
Spear, M.F.1
Silverman, M.2
Dalessandro, L.3
Michael, M.M.4
Scott, M.L.5
-
308
-
-
0027702976
-
Multiple reservations and the Oklahoma update
-
November DOI: 10.1109/88.260295 6, 149, 150, 158
-
Janice M. Stone, Harold S. Stone, Phil Heidelberger, and John Turek. Multiple reservations and the Oklahoma update. IEEE Parallel & Distributed Technology, 1(4):58-71, November 1993. DOI: 10.1109/88.260295 6, 149, 150, 158
-
(1993)
IEEE Parallel & Distributed Technology
, vol.1
, Issue.4
, pp. 58-71
-
-
Stone, J.M.1
Stone, H.S.2
Heidelberger, P.3
John, Turek.4
-
310
-
-
70349098518
-
OS support for virtualizing hardware transactional memory
-
February 187
-
Michael Swift, Haris Volos, Neelam Goyal, Luke Yen, Mark Hill, and David Wood. OS support for virtualizing hardware transactional memory. In TRANSACT '08: 3rd Workshop on Transactional Computing, February 2008. 187
-
(2008)
TRANSACT '08: 3rd Workshop on Transactional Computing
-
-
Swift, M.1
Volos, H.2
Goyal, N.3
Yen, L.4
Hill, M.5
David, Wood.6
-
312
-
-
70449631691
-
NZTM: Nonblocking zero-indirection transactional memory
-
August 47, 102, 134, 135
-
Fuad Tabba, Mark Moir, James R. Goodman, Andrew Hay, and Cong Wang. NZTM: Nonblocking zero-indirection transactional memory. In SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures, August 2009. 47, 102, 134, 135
-
(2009)
SPAA '09: Proc. 21st Symposium on Parallelism in Algorithms and Architectures
-
-
Tabba, F.1
Moir, M.2
Goodman, J.R.3
Hay, A.4
Cong, Wang.5
-
313
-
-
57349093137
-
NZTM: Nonblocking, zero-indirection transactional memory
-
August 47, 102, 134, 135
-
Fuad Tabba, Cong Wang, James R. Goodman, and Mark Moir. NZTM: Nonblocking, zero-indirection transactional memory. In TRANSACT '07: 2nd Workshop on Transactional Computing, August 2007. 47, 102, 134, 135
-
(2007)
TRANSACT '07: 2nd Workshop on Transactional Computing
-
-
Tabba, F.1
Wang, C.2
Goodman, J.R.3
Mark, Moir.4
-
315
-
-
58649098314
-
Directory-based conflict detection in hardware transactional memory
-
December Springer-Verlag Lecture Notes in Computer Science volume 5374 DOI: 10.1007/978-3-540-89894-8-47, 164
-
Rubén Titos, Manuel E. Acacio, and José M. García. Directory-based conflict detection in hardware transactional memory. In HiPC '08: Proc. 15th International Conference on High Performance Computing, December 2008. Springer-Verlag Lecture Notes in Computer Science volume 5374. DOI: 10.1007/978-3-540-89894-8-47 164
-
(2008)
HiPC '08: Proc. 15th International Conference on High Performance Computing
-
-
Titos, R.1
Acacio, M.E.2
García, J.M.3
-
317
-
-
76749151001
-
EazyHTM: Eager-lazy hardware transactional memory
-
December DOI: 10.1145/1669112.1669132 50, 184
-
Sasa Tomic, Cristian Perfumo, Chinmay Kulkarni, Adria Armejach, Adrián Cristal, Osman Unsal,Tim Harris,and Mateo Valero. EazyHTM: eager-lazy hardware transactional memory. In MICRO '09: Proc. 2009 42nd IEEE/ACM International Symposium on Microarchitecture, December 2009. DOI: 10.1145/1669112.1669132 50, 184
-
(2009)
MICRO '09: Proc. 2009 42nd IEEE/ACM International Symposium on Microarchitecture
-
-
Tomic, S.1
Perfumo, C.2
Kulkarni, C.3
Armejach, A.4
Cristal, A.5
Unsal, O.6
Harris, T.7
Valero, M.8
-
319
-
-
35048845164
-
A semantic framework for designer transactions
-
volume 2986 of Lecture Notes in Computer Science DOI: 10.1007/b96702 44
-
Jan Vitek, Suresh Jagannathan, Adam Welc, and Antony L. Hosking. A semantic framework for designer transactions. In ESOP '04: Proc. European Symposium on Programming, volume 2986 of Lecture Notes in Computer Science, pages 249-263, 2004. DOI: 10.1007/b96702 44
-
(2004)
ESOP '04: Proc. European Symposium on Programming
, pp. 249-263
-
-
Vitek, J.1
Jagannathan, S.2
Welc, A.3
Hosking, A.L.4
-
321
-
-
70349127194
-
Swift, and Adam Welc. xCalls: Safe I/O in memory transactions
-
April DOI: 10.1145/1519065.1519093, 81, 88
-
Haris Volos, Andres Jaan Tack, Neelam Goyal, Michael M. Swift, and Adam Welc. xCalls: safe I/O in memory transactions. In EuroSys '09: Proc. 4th ACM European Conference on Computer Systems, pages 247-260, April 2009. DOI: 10.1145/1519065.1519093 81, 88
-
(2009)
EuroSys '09: Proc. 4th ACM European Conference on Computer Systems
, pp. 247-260
-
-
Volos, H.1
Jaan Tack, A.2
Goyal, N.3
Michael, M.4
-
322
-
-
69949117696
-
NePaLTM: Design and implementation of nested parallelism for transactional memory systems
-
June Springer-Verlag Lecture Notes in Computer Science volume 5653 DOI: 10.1007/978-3-642-03013-0-7, 44
-
Haris Volos, Adam Welc, Ali-Reza Adl-Tabatabai, Tatiana Shpeisman, Xinmin Tian, and Ravi Narayanaswamy. NePaLTM: Design and implementation of nested parallelism for transactional memory systems. In ECOOP '09: Proc. 23rd European Conference on Object-Oriented Programming, June 2009. Springer-Verlag Lecture Notes in Computer Science volume 5653. DOI: 10.1007/978-3-642-03013-0-7 44
-
(2009)
ECOOP '09: Proc. 23rd European Conference on Object-Oriented Programming
-
-
Volos, H.1
Welc, A.2
Adl-Tabatabai, A.3
Shpeisman, T.4
Tian, X.5
Ravi, Narayanaswamy.6
-
323
-
-
34748925815
-
Implicit parallelism with ordered transactions
-
March DOI: 10.1145/1229428.1229443, 98, 179
-
Christoph von Praun, Luis Ceze, and Calin Caşcaval. Implicit parallelism with ordered transactions. In PPoPP '07: Proc. 12th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, pages 79-89, March 2007. DOI: 10.1145/1229428.1229443 98, 179
-
(2007)
PPoPP '07: Proc. 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 79-89
-
-
Von Praun, C.1
Ceze, L.2
Caşcaval, C.3
-
326
-
-
34547670719
-
Code generation and optimization for transactional memory constructs in an unmanaged language
-
March DOI: 10.1109/CGO.2007.4, 62, 68, 105, 120, 121, 137
-
Cheng Wang, Wei-Yu Chen, Youfeng Wu, Bratin Saha, and Ali-Reza Adl-Tabatabai. Code generation and optimization for transactional memory constructs in an unmanaged language. In CGO '07: Proc. International Symposium on Code Generation and Optimization, pages 34-48, March 2007. DOI: 10.1109/CGO.2007.4 62, 68, 105, 120, 121, 137
-
(2007)
CGO '07: Proc. International Symposium on Code Generation and Optimization
, pp. 34-48
-
-
Wang, C.1
Chen, W.2
Wu, Y.3
Saha, B.4
Adl-Tabatabai, A.-R.5
-
327
-
-
47249153631
-
Supporting legacy binary code in a software transaction compiler with dynamic binary translation and optimization
-
March DOI: 10.1007/978-3-540-78791-4-20 68
-
Cheng Wang, Victor Ying, and Youfeng Wu. Supporting legacy binary code in a software transaction compiler with dynamic binary translation and optimization. In CC '08: Proc. International Conference on Compiler Construction, pages 291-306, March 2008. DOI: 10.1007/978-3-540-78791-4-20 68
-
(2008)
CC '08: Proc. International Conference on Compiler Construction
, pp. 291-306
-
-
Wang, C.1
Ying, V.2
Youfeng, Wu.3
-
329
-
-
33746601391
-
Transparently reconciling transactions with locking for Java synchronization
-
July DOI: 10.1007/11785477, 96, 97
-
Adam Welc, Antony L. Hosking, and Suresh Jagannathan. Transparently reconciling transactions with locking for Java synchronization. In ECOOP '06: Proc. European Conference on Object-Oriented Programming, pages 148-173, July 2006. DOI: 10.1007/11785477 96, 97
-
(2006)
ECOOP '06: Proc. European Conference on Object-Oriented Programming
, pp. 148-173
-
-
Welc, A.1
Hosking, A.L.2
Jagannathan, S.3
-
330
-
-
31744450483
-
Safe futures for Java
-
October DOI: 10.1145/1094811.1094845 98
-
Adam Welc, Suresh Jagannathan, and Antony Hosking. Safe futures for Java. In OOPSLA '05: Proc. 20th ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, pages 439-453, October 2005. DOI: 10.1145/1094811.1094845 98
-
(2005)
OOPSLA '05: Proc. 20th ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications
, pp. 439-453
-
-
Welc, A.1
Jagannathan, S.2
Antony, Hosking.3
-
332
-
-
57349129486
-
Irrevocable transactions and their applications
-
June DOI: 10.1145/1378533.1378584, 21, 81, 87, 141, 142
-
Adam Welc, Bratin Saha, and Ali-Reza Adl-Tabatabai. Irrevocable transactions and their applications. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 285-296, June 2008. DOI: 10.1145/1378533.1378584 21, 81, 87, 141, 142
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 285-296
-
-
Welc, A.1
Saha, B.2
Adl-Tabatabai, A.-R.3
-
334
-
-
33746190591
-
-
DOI: 10.1016/j.scico.2006.02.007, 150
-
Greg Wright, Matthew L.Seidl,and Mario Wolczko. An object-aware memory architecture. Science of Computer Programming, 62(2):145-163, 2006. DOI: 10.1016/j.scico.2006.02.007 150
-
(2006)
An Object-aware Memory Architecture. Science of Computer Programming
, vol.62
, Issue.2
, pp. 145-163
-
-
Wright, G.1
Matthew L.Seidl2
Wolczko, M.3
-
335
-
-
58149268857
-
Compiler and runtime techniques for software transactional memory optimization
-
DOI: 10.1002/cpe.1336 62, 114
-
Peng Wu, Maged M. Michael, Christoph von Praun, Takuya Nakaike, Rajesh Bordawekar, Harold W. Cain, Calin Cascaval, Siddhartha Chatterjee, Stefanie Chiras, Rui Hou, Mark F. Mergen, Xiaowei Shen, Michael F. Spear, Huayong Wang, and Kun Wang. Compiler and runtime techniques for software transactional memory optimization. Concurrency and Computation: Practice and Experience, 21(1):7-23, 2009. DOI: 10.1002/cpe.1336 62, 114
-
(2009)
Concurrency and Computation: Practice and Experience
, vol.21
, Issue.1
, pp. 7-23
-
-
Wu, P.1
Michael, M.M.2
Von Praun, C.3
Nakaike, T.4
Bordawekar, R.5
Cain, H.W.6
Cascaval, C.7
Chatterjee, S.8
Chiras, S.9
Hou, R.10
Mergen, M.F.11
Shen, X.12
Spear, M.F.13
Wang, H.14
Kun, Wang.15
-
336
-
-
34547683554
-
Wood. LogTM-SE: Decoupling hardware transactional memory from caches
-
February DOI: 10.1109/HPCA.2007.346204, 14, 177, 178, 185, 186
-
Luke Yen, Jayaram Bobba, Michael M. Marty, Kevin E. Moore, Haris Volos, Mark D. Hill, Michael M. Swift, and David A. Wood. LogTM-SE: Decoupling hardware transactional memory from caches. In HPCA '07: Proc. 13th International Symposium on High-Performance Computer Architecture,February 2007. DOI: 10.1109/HPCA.2007.346204 14, 177, 178, 185, 186
-
(2007)
HPCA '07: Proc. 13th International Symposium on High-Performance Computer Architecture
-
-
Yen, L.1
Bobba, J.2
Marty, M.M.3
Moore, K.E.4
Volos, H.5
Hill, M.D.6
Swift, M.M.7
David, A.8
-
340
-
-
57349084066
-
Lee. Kicking the tires of software transactional memory: Why the going gets tough
-
June DOI: 10.1145/1378533.1378582 139
-
Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. Kicking the tires of software transactional memory: why the going gets tough. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 265-274, June 2008. DOI: 10.1145/1378533.1378582 139
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 265-274
-
-
Yoo, R.M.1
Ni, Y.2
Welc, A.3
Saha, B.4
Adl-Tabatabai, A.5
Hsien-Hsin, S.6
-
341
-
-
57349184566
-
Commit phase in timestamp-based STM
-
June DOI: 10.1145/1378533.1378589, 121, 122
-
Rui Zhang, Zoran Budimlić,and William N.Scherer III. Commit phase in timestamp-based STM. In SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures, pages 326-335, June 2008. DOI: 10.1145/1378533.1378589 121, 122
-
(2008)
SPAA '08: Proc. 20th Annual Symposium on Parallelism in Algorithms and Architectures
, pp. 326-335
-
-
Zhang, R.1
Budimlić, Z.2
Scherer III, W.N.3
-
344
-
-
49049089777
-
A uniform transactional execution environment for Java
-
July Springer-Verlag Lecture Notes in Computer Science volume 5142 DOI: 10.1007/978-3-540-70592-5-7, 62, 96, 97
-
Lukasz Ziarek, Adam Welc, Ali-Reza Adl-Tabatabai, Vijay Menon, Tatiana Shpeisman, and Suresh Jagannathan. A uniform transactional execution environment for Java. In ECOOP '08: Proc. 22nd European Conference on Object-Oriented Programming, pages 129-154, July 2008. Springer-Verlag Lecture Notes in Computer Science volume 5142. DOI: 10.1007/978-3-540-70592-5-7 62, 96, 97
-
(2008)
ECOOP '08: Proc. 22nd European Conference on Object-Oriented Programming
, pp. 129-154
-
-
Ziarek, L.1
Welc, A.2
Adl-Tabatabai, A.3
Menon, V.4
Shpeisman, T.5
Suresh, Jagannathan.6
-
345
-
-
33846547057
-
Extending hardware transactional memory to support non-busy waiting and nontransactional actions
-
June 43, 81, 88, 202
-
Craig Zilles and Lee Baugh. Extending hardware transactional memory to support non-busy waiting and nontransactional actions. In TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006. 43, 81, 88, 202
-
(2006)
TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing
-
-
Zilles, C.1
Lee, Baugh.2
-
346
-
-
34248358468
-
Challenges to providing performance isolation in transactional memories
-
June 51, 164
-
Craig Zilles and David Flint. Challenges to providing performance isolation in transactional memories. In WDDD '05: Proc. 4th Workshop on Duplicating, Deconstructing, and Debunking, pages 48-55, June 2005. 51, 164
-
(2005)
WDDD '05: Proc. 4th Workshop on Duplicating, Deconstructing, and Debunking
, pp. 48-55
-
-
Zilles, C.1
David, Flint.2
-
347
-
-
47349114921
-
Implications of false conflict rate trends for robust software transactional memory
-
September DOI: 10.1109/IISWC.2007.4362177, 105, 150
-
Craig Zilles and Ravi Rajwar. Implications of false conflict rate trends for robust software transactional memory. In IISWC '07: Proc. 2007 IEEE INTL Symposium on Workload Characterization, September 2007. DOI: 10.1109/IISWC.2007.4362177 105, 150
-
(2007)
IISWC '07: Proc. 2007 IEEE INTL Symposium on Workload Characterization
-
-
Zilles, C.1
Ravi, Rajwar.2
-
348
-
-
77954439403
-
WormBench: A configurable workload for evaluating transactional memory systems
-
October DOI: 10.1145/1509084.1509093 91
-
Ferad Zyulkyarov, Adrián Cristal, Sanja Cvijic, Eduard Ayguadé, Mateo Valero, Osman S. Unsal, and Tim Harris. WormBench: a configurable workload for evaluating transactional memory systems. In MEDEA '08: Proc. 9th Workshop on Memory Performance, pages 61-68, October 2008. DOI: 10.1145/1509084.1509093 91
-
(2008)
MEDEA '08: Proc. 9th Workshop on Memory Performance
, pp. 61-68
-
-
Zyulkyarov, F.1
Cristal, A.2
Cvijic, S.3
Ayguadé, E.4
Valero, M.5
Unsal, O.S.6
Tim, Harris.7
-
349
-
-
70350577074
-
Atomic Quake: Using transactional memory in an interactive multiplayer game server
-
February DOI: 10.1145/1504176.1504183, 12, 92
-
Ferad Zyulkyarov, Vladimir Gajinov, Osman S. Unsal, Adrián Cristal, Eduard Ayguadé, Tim Harris, and Mateo Valero. Atomic Quake: using transactional memory in an interactive multiplayer game server. In PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 25-34, February 2009. DOI: 10.1145/1504176.1504183 12, 92
-
(2009)
PPoPP '09: Proc. 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 25-34
-
-
Zyulkyarov, F.1
Gajinov, V.2
Unsal, O.S.3
Cristal, A.4
Ayguadé, E.5
Harris, T.6
Mateo, Valero.7
-
350
-
-
77957549508
-
Debugging programs that use atomic blocks and transactional memory
-
January DOI: 10.1145/1693453.1693463 89 90
-
Ferad Zyulkyarov,Tim Harris,Osman S.Unsal,Adrián Cristal,and Mateo Valero. Debugging programs that use atomic blocks and transactional memory. In PPoPP '10: Proc. 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 57-66, January 2010. DOI: 10.1145/1693453.1693463 89, 90
-
(2010)
PPoPP '10: Proc. 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 57-66
-
-
Zyulkyarov, F.1
Harris, T.2
Osman S.Unsal3
Cristal, A.4
Mateo, Valero.5
|