NePaLTM: Design and implementation of nested parallelism for transactional memory systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5653 LNCS, Issue , 2009, Pages 123-147

  Volos, Haris ^a   Welc, Adam ^b   Adl Tabatabai, Ali Reza ^b   Shpeisman, Tatiana ^b   Tian, Xinmin ^b   Narayanaswamy, Ravi ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARBITRARY LEVELS; ATOMIC BLOCKS; CODE FRAGMENTS; MUTUAL EXCLUSIONS; NESTED PARALLELISM; PARALLEL APPLICATION; PARALLEL COMPUTATION; PARALLEL EXECUTIONS; PERFORMANCE EVALUATION; PROGRAMMING MODELS; TRANSACTIONAL MEMORY;

OBJECT ORIENTED PROGRAMMING; STORAGE ALLOCATION (COMPUTER);

CONCURRENCY CONTROL;

EID: 69949117696     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03013-0_7     Document Type: Conference Paper

References (29)

1. Adl-Tabatabai, A.-R., Lewis, B.T., Menon, V.S., Murphy, B.R., Saha, B., Shpeisman, T.: Compiler and runtime support for efficient software transactional memory. In: PLDI 2006 (2006)
2. Agrawal, K., Fineman, J.T., Sukha, J.: Nested parallelism in transactional memory. In: PPoPP 2007 (2007)
3. Amdahl, G.M.: Validity of the single-processor approach to achieving large scale computing capabilities. In: AFIPS (1967)
4. Baek, W., Minh, C.C., Trautmann, M., Kozyrakis, C., Olukotun, K.: The OpenTM transactional application programming interface. In: PACT (2007)
5. OpenMP Architecture Review Board. OpenMP Application Programming Interface, Version 2.5
6. OpenMP Architecture Review Board. OpenMP Application Programming Interface, Version 3.0
7. Boehm, H.J., Adve, S.: Foundations of the C++ concurrency memory model. In: PLDI 2008 (2008)
8. Carey, M.J., DeWitt, D.J., Kant, C., Naughton, J.F.: A status report on the OO7 OODBMS benchmarking effort. In: OOPSLA 1994 (1994)
9. Dice, D., Shalev, O., Shavit, N.: Transactional locking II. In: Dolev, S. (ed.) DISC 2006. LNCS, vol. 4167, pp. 194-208. Springer, Heidelberg (2006)
10. Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: ISCA 2004 (2004)
11. Harris, T., Fraser, K.: Language support for lightweight transactions. In: OOPSLA 2003 (2003)
12. Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing memory transactions. In: PLDI 2006 (2006)
13. Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lockfree data structures. In: ISCA 1993 (1993)
14. Larus, J., Rajwar, R.: Transactional Memory. Morgan & Claypool Publishers (2006)
15. Menon, V.S., Balensiefer, S., Shpeisman, T., Adl-Tabatabai, A.-R., Hudson, R.L., Saha, B., Welc, A.: Practical weak-atomicity semantics for Java STM. In: SPAA 2008 (2008)
16. Milovanović, M., Ferrer, R., Gajinov, V., Unsal, O.S., Cristal, A., Ayguadé, E., Valero, M.: Multithreaded software transactional memory and OpenMP. In: MEDEA 2007 (2007)
17. Moore, K.F., Grossman, D.: High-level small-step operational semantics for transactions. In: POPL 2008 (2008)
18. Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Logbased transactional memory. In: HPCA 2006 (2006)
19. Ni, Y., Welc, A., Adl-Tabatabai, A.-R., Bach, M., Berkowits, S., Cownie, J., Geva, R., Kozhukow, S., Narayanaswamy, R., Olivier, J., Preis, S., Saha, B., Tal, A., Tian, X.: Design and implementation of transactional constructs for C/C++. In: OOPSLA 2008 (2008)
20. Saha, B., Adl-Tabatabai, A.-R., Hudson, R., Minh, C.C., Hertzberg, B.: McRT-STM: A high performance software transactional memory system for a multi-core runtime. In: PPoPP 2006 (2006)
21. Spear, M.F., Marathe, V.J., Dalessandro, L., Scott, M.L.: Brief announcement: Privatization techniques for software transactional memory. In: PODC 2007 (2007)
22. The OpenMP API specification for parallel programming. OpenMP application programming interface
23. Supercomputing Technologies Group, Massachusetts Institute of Technology Laboratory for Computer Science. Cilk 5.4.6 Reference Manual
24. Sutter, H., Larus, J.: Software and the concurrency revolution. ACM Queue 7 (September 2005)
25. Volos, H., Goyal, N., Swift, M.: Pathological interaction of locks with transactional memory. In: TRANSACT 2008 (2008)
26. Wang, C., Chen, W.-Y., Wu, Y., Saha, B., Adl-Tabatabai, A.-R.: Code generation and optimization for transactional memory constructs in an unmanaged language. In: CGO 2007 (2007)
27. Welc, A., Hosking, A.L., Jagannathan, S.: Transparently reconciling transactions with locking for java synchronization. In: Thomas, D. (ed.) ECOOP 2006. LNCS, vol. 4067, pp. 148-173. Springer, Heidelberg (2006)
28. Wing, J.M., Fähndrich, M., Morrisett, J.G., Nettles, S.M.: Extensions to standard ml to support transactions. Technical report, Carnegie Mellon University (1992)
29. Ziarek, L., Welc, A., Adl-Tabatabai, A.-R., Menon, V.S., Shpeisman, T., Jagannathan, S.: A uniform transactional execution environment for java. In: Vitek, J. (ed.) ECOOP 2008. LNCS, vol. 5142, pp. 129-154. Springer, Heidelberg (2008)