NZTM: Nonblocking zero-indirection transactional memory

Annual ACM Symposium on Parallelism in Algorithms and Architectures

Volumn , Issue , 2009, Pages 204-213

  Tabba, Fuad ^a   Moir, Mark ^b   Goodman, James R ^a   Hay, Andrew W ^a   Wang, Cong ^c  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b SUN MICROSYSTEMS   (United States)

^c UNIVERSITY OF WISCONSIN   (United States)

Author keywords

Hardware; Nonblocking synchronization; Transactional memory

Indexed keywords

BEST-EFFORT; CACHE PERFORMANCE; NON-BLOCKING; NON-BLOCKING SYNCHRONIZATION; OBJECT BASED; OBJECT DATA; PERFORMANCE COSTS; SOFTWARE TRANSACTIONAL MEMORY; TRANSACTIONAL MEMORY;

COMPUTER SOFTWARE; MARKUP LANGUAGES; METADATA;

STORAGE ALLOCATION (COMPUTER);

EID: 70449631691     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1583991.1584048     Document Type: Conference Paper

References (43)

1. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded transactional memory. In Proc. 11th International Symposium on High-Performance Computer Architecture, pages 316-327, 2005.
2. C. S. Ananian and M. Rinard. Efficient object-based software transactions. Synchronization and Concurrency in Object-Oriented Languages, 2005.
3. L. Baugh, N. Neelakantam, and C. Zilles. Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory. ISCA, 2008.
4. C. Cascaval, C. Blundell, M. Michael, H.W. Cain, P.Wu, S. Chiras, and S. Chatterjee. Software transactional memory: why is it only a research toy? Queue, 6(5), Sep 2008.
5. S. Chaudhry, R. Cypher, M. Ekman, M. Karlsson, A. Landin, S. Yip, H. Zeffer, and M. Tremblay. Rock: A high-performance sparc cmt processor. IEEE Micro, 29(2):6-16, 2009.
6. L. Dalessandro, V. Marathe, M. Spear, and M. L. Scott. Capabilities and limitations of library-based software transactional memory in C++. TRANSACT, 2007.
7. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. In ASPLOS, pages 336-346, 2006.
8. D. Dice, Y. Lev, M. Moir, and D. Nussbaum. Early experience with a commercial hardware transactional memory implementation. ASPLOS, 2009.
9. D. Dice, Y. Lev, M. Moir, and D. Nussbaum. Early experience with a commercial hardware transactional memory implementation. Technical Report TR-2009-180, Sun Microsystems Laboratories, 2009.
10. D. Dice, O. Shalev, and N. Shavit. Transactional locking II. In Proc. 20th Intl. Symp. on Distributed Computing, September 2006.
11. R. Ennals. Software transactional memory should not be obstruction-free, 2005. http://berkeley.intel-research.net/rennals/pubs/052RobEnnals.pdf.
12. K. Fraser. Practical Lock-Freedom. PhD thesis, Cambridge University Technical Report UCAM-CL-TR-579, Cambridge, England, Feb. 2004.
13. D. Geer. Chip makers turn to multicore processors. IEEE Computer, 2005.
14. A. Ghuloum. Unwelcome advice, 2008. http://blogs.intel.com/research/2008/ 06/unwelcome-advice.php.
15. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H.Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In Proc. 31st Annual International Symposium on Computer Architecture, June 2004.
16. th edition, 2006.
17. M. Herlihy, V. Luchangco, and M. Moir. Obstruction-free synchronization: Double-ended queues as an example. In Proc. 23rd International Conference on Distributed Computing Systems, pages 522-529, 2003.
18. M. Herlihy, V. Luchangco, and M. Moir. A flexible framework for implementing software transactional memory. In OOPSLA '06: Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications, pages 253-262, New York, NY, USA, 2006.
19. M. Herlihy, V. Luchangco, M. Moir, and W. N. Scherer III. Software transactional memory for supporting dynamic-sized data structures. In PODC, pages 92-101, 2003.
20. M. Herlihy and J. E. B. Moss. Transactional memory: Architectural support for lock-free data structures. In Proc. 20th Annual International Symposium on Computer Architecture, pages 289-300, May 1993.
21. G. J. Holzmann. The SPIN Model Checker. Addison-Wesley Professional, 2003.
22. G. Koch. Discovering multi-core: Extending the benefits of Moore's law. Technology, 2005.
23. J. R. Larus and R. Rajwar. Transactional Memory. Synthesis Lectures on Computer Architecture. Morgan and Claypool Publishers, 2007.
24. Y. Lev and M. Moir. Fast read sharing mechanism for software transactional memory, 2004. http://research.sun.com/scalable/pubs/PODC04-Poster. pdf.
25. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, 2002.
26. V. Marathe and M. Moir. Efficient nonblocking software transactional memory (poster paper). In PPoPP '07: Proceedings of the ACM SIGPLAN symposium on Principles and practice of parallel programming, New York, NY, USA, 2007.
27. V. Marathe, W. N. Scherer III, and M. L. Scott. Adaptive software transactional memory. In Proc. 19th Intl. Symp. on Distributed Computing, September 2005.
28. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat,W. N. Scherer III, and M. L. Scott. Lowering the overhead of nonblocking software transactional memory. 2006.
29. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News, 33(4):92-99, 2005. 1105747.
30. C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. IEEE International Symposium on Workload Characterization, 2008. IISWC 2008., pages 35-46, 2008.
31. C. C. Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture, June 2007.
32. M. Moir. Hybrid transactional memory, July 2005. http://research.sun.com/ scalable/pubs/Moir-Hybrid-2005.pdf.
33. M. Moir, K. E. Moore, and D. Nussbaum. The adaptive transactional memory test platform: A tool for experimenting with transactional code for Rock. The third annual SIGPLAN Workshop on Transactional Memory, 2008.
34. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based transactional memory. In Proc. 12th Annual International Symposium on High Performance Computer Architecture, 2006.
35. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing transactional memory. In Proc. 32nd Annual International Symposium on Computer Architecture, pages 494-505, Washington, DC, USA, 2005.
36. H. E. Ramadan, C. J. Rossbach, D. E. Porter, O. S. Hofmann, A. Bhandari, and E. Witchel. MetaTM/txLinux: Transactional memory for an operating system. In Proc. 34th Annual International Symposium on Computer Architecture, 2007.
37. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: a high performance software transactional memory system for a multi-core runtime. In PPoPP '06: Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 187-197, New York, NY, USA, 2006.
38. W. Scherer, III, and M. Scott. Advanced contention management for dynamic software transactional memory. PODC '05: Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing, Jul 2005. [39] N. Shavit and D. Touitou. Software transactional memory. Distributed Computing, Special Issue(10):99-116, 1997.
39. M. F. Spear, A. Shriraman, L. Dalessandro, S. Dwarkadas, and M. L. Scott. Nonblocking transactions without indirection using alert-on-update. In Proceedings of the 19th ACM Symposium on Parallelism in Algorithms and Architectures, June 2007.
40. H. Sutter. The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb's Journal, 2005.
41. F. Tabba, M. Moir, J. R. Goodman, A. W. Hay, and C. Wang. Appendix to NZTM. http://www.cs.auckland.ac.nz/~fuad/nztm-appendix.pdf.
42. F. Tabba, C. Wang, J. R. Goodman, and M. Moir. NZTM: Nonblocking zeroindirection transactional memory. TRANSACT, 2007.
43. L. Yen, J. Bobba, M. R. Marty, K. E. Moore, H. Volos, M. D. Hill, M. M. Swift, and D. A. Wood. LogTM-SE: Decoupling hardware transactional memory from caches. High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on, pages 261-272, 2007.