Virtualizing Transactional Memory

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 494-505

  Rajwar, Ravi ^a   Herlihy, Maurice ^b   Lai, Konrad ^a  

^a INTEL CORPORATION   (United States)

^b Brown Univerity   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCK-BASED SYNCHRONIZATION; NON-BLOCKING TRANSACTION; VIRTUAL TRANSACTIONAL MEMORY (VTM); WRITING CONCURRENT PROGRAMS;

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; MATHEMATICAL MODELS; SCHEDULING; SYNCHRONIZATION;

BUFFER STORAGE;

EID: 27544446011     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.54     Document Type: Conference Paper

References (26)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
2. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded Transactional Memory. In Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture, February 2005.
3. B. H. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Communications of the ACM, 13(7), 1970.
4. A. Chang and M. Mergen. 801 Storage: Architecture and Programming. ACM Transactions on Computer Systems, 6(1), February 1988.
5. K. P. Eswaran, J. Gray, R. A. Lorie, and I. L. Traiger. The Notions of Consistency and Predicate Locks in a Database System. Communications of the ACM, 19(11), November 1976.
6. L. Fan, P. Cao, J. Almeida, and A. Z. Broder. Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol. IEEE/ACM Transactions on Networks, 8(3), 2000.
7. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. In Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004.
8. T. Harris and K. Fraser. Language Support for Lightweight Transactions. In Object-Oriented Programming, Systems, Languages, and Applications, October 2003.
9. M. Herlihy, V. Luchangco, M. Moir, and W. N. Scherer. Software Transactional Memory for Dynamic-Sized Data Structures. In Proceedings of the Twenty-Second Annual Symposium on Principles of Distributed Computing, July 2003.
10. M. Herlihy and J. E. B. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. In Proceedings of the 20th Annual International Symposium on Computer Architecture, May 1993.
11. E. H. Jensen, G. W. Hagensen, and J. M. Broughton, A New Approach to Exclusive Data Access in Shared Memory Multiprocessors. Lawrence Livermore National Laboratory, Technical Report UCRL-97663, November 1987.
12. T. Kilburn, D. B. J. Edwards, M. J. Lanigan, and F. H. Sumner. One-Level Storage System. IRE Trans. Electronic Computers, 11(2), April 1962.
13. T. F. Knight. An Architecture for Mostly Functional Languages. In Proceedings of ACM Lisp and Functional Programming Conference, August 1986.
14. L. Lamport. Concurrent Reading and Writing. Communications of the ACM, 20(11), November 1977.
15. D. E. Lowell and P. M. Chen. Free Transactions with Rio Vista. In Proceedings of the Sixteenth ACM Symposium on Operating Systems Principles, October 1997.
16. M. M. K. Martin, D. J. Sorin, H. W. Cain, M. D. Hill, and M. H. Lipasti. Correctly Implementing Value Prediction in Microprocessors That Support Multithreading or Multiprocessing. In Proceedings of the 34th International Symposium on Microarchitecture, December 2001.
17. K. E. Moore, Thread-Level Transactional Memory, presented at Wisconsin Industrial Affiliates Meeting, October 2004 http://www.cs.wisc.edu/multifacet/ papers/affiliates04_tltm.pdf
18. M. Prvulovic, M. J. Garzarán, L. Rauchwerger, and J. Torrellas. Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization. In Proceedings of the 28th Annual International Symposium on Computer Architecture, June 2001.
19. R. Rajwar and J. R. Goodman. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In Proceedings of the 34th International Symposium on Microarchitecture, December 2001.
20. R. Rajwar and J. R. Goodman. Transactional Lock-Free Execution of Lock-Based Programs. In Proceedings of the Tenth Symposium on Architectural Support for Programming Languages and Operating Systems, October 2002.
21. M. V. Ramakrishna. Practical Performance of Bloom Filters and Parallel Free-Text Searching. Communications of the ACM, 32(10), 1989.
22. M. Satyanarayanan, H. H. Mashburn, P. Kumar, D. C. Steere, and J. J. Kistler. Lightweight Recoverable Virtual Memory. ACM Transactions on Computer Systems, 12(1), 1994.
23. S. Sethumadhavan, R. Desikan, D. Burger, C. R. Moore, and S. W. Keckler. Scalable Hardware Memory Disambiguation for High ILP Processors. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
24. N. Shavit and D. Touitou. Software Transactional Memory. In Proceedings of the 14th ACM Symposium on Principles of Distributed Computing, August 1995.
25. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995.
26. J. M. Stone, H. S. Stone, P. Heidelberger, and J. Turek. Multiple Reservations and the Oklahoma Update. IEEE Parallel & Distributed Technology, 1(4), November 1993.