Version management alternatives for hardware transactional memory

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 310, Issue , 2008, Pages 69-76

  Lupon, Marc ^a   Magklis, Grigorios ^a   González, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

hardware transactional memory; version management

Indexed keywords

BUFFER SIZES; LOCKING SOLUTION; NOVEL DESIGN; PARALLEL PROGRAMMING MODEL; PROGRAMMABILITY; TRANSACTIONAL MEMORY; VERSION MANAGEMENT;

PARALLEL PROGRAMMING; STORAGE ALLOCATION (COMPUTER);

MANAGEMENT;

EID: 77954433187     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1509084.1509094     Document Type: Conference Paper

References (21)

1. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded Transactional Memory. In Procs. of the 11th Intl Symp on High-Performance Computer Architecture, Feb. 2005.
2. C. Blundell, J. Devietti, E. C. Lewis, and M. M. K. Martin. Making The Fast Case Common And The Uncommon Case Simple In Unbounded Transactional Memory. In Procs. of the 34th Intl Symp on Computer Architecture, June 2007.
3. J. Bobba, N. Goyal, M. D. Hill, M. M. Swift, and D. A. Wood. Token™: Efficient Execution of Large Transactions with Hardware Transactional Memory. In Procs. of the 35th Intl Symp on Computer Architecture, June 2008.
4. J. Bobba, K. E. Moore, L. Yen, H. Volos, M. D. Hill, M. M. Swift, and D. A. Wood. Performance Pathologies in Hardware Transactional Memory. In Procs. of the 34th Intl Symp on Computer Architecture, June 2007.
5. C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In Procs. of The IEEE Intl Symp on Workload Characterization, Sept. 2008.
6. J. Chung, H. Chafi, C. Cao Minh, A. McDonald, B. D. Carlstrom, C. Kozyrakis, and K. Olukotun. The Common Case Transactional Behavior of Multithreaded Programs. In Procs. of the 12th Intl Symp on High-Performance Computer Architecture, Feb. 2006.
7. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. In Procs. of the 31st Intl Symp on Computer Architecture, June 2004.
8. M. Herlihy and J. E. B. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. In Procs. of the 20th Intl Symp on Computer Architecture, May 1993.
9. A. Klaiber. The Technology Behind Crusoe™ Processors. Technical Report Technical report, Transmeta Corp., Jan. 2000.
10. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid Transactional Memory. In Procs. of the ACM SIGPLAN Symp on Principles and Practice of Parallel Programming, Mar. 2006.
11. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, 2002.
12. K. M. Mark Moir and D. Nussbaum. The Adaptive Transactional Memory Test Platform: A Tool for Experimenting with Transactional Code for Rock. In Procs. of the 3rd ACM SIGPLAN Workshop on Transactional Computing, Feb. 2008.
13. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset. ACM SIGARCH Computer Architecture News, 33(4):92-99, 2005.
14. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based Transactional Memory. In Procs. of the 12th Intl Symp on High-Performance Computer Architecture, Feb. 2006.
15. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing Transactional Memory. In Procs. of the 32nd Intl Symp on Computer Architecture, June 2005.
16. N. Shavit and D. Touitou. Software transactional memory. In Procs. of the 14th ACM Symp on Principles of Distributed Computing, Aug. 1995.
17. A. Shriraman, V. J. Marathe, S. Dwarkadas, M. L. Scott, D. Eisenstat, C. Heriot, W. N. Scherer III, and M. F. Spear. Hardware Acceleration of Software Transactional Memory. In Procs. of the 1st ACM SIGPLAN Workshop on Transactional Computing, June 2006.
18. M. M. Swift, H. Volos, N. Goyal, L. Yen, M. D. Hill, and D. A. Woo. OS Support for Virtualizing Hardware Transactional Memory. In Procs. of the 3rd ACM SIGPLAN Workshop on Transactional Computing, Feb. 2008.
19. J. R. Titos, M. E. Acacio, and J. M. Garcia. Characterization of Conflicts in Log-Based Transactional Memory. In Procs. of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Feb. 2008.
20. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Procs. of the 22nd Intl Symp on Computer Architecture, June 1995.
21. L. Yen, J. Bobba, M. M. Marty, K. E. Moore, H. Volos, M. D. Hill, M. M. Swift, and D. A. Wood. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In Procs. of the 13th Intl Symp on High-Performance Computer Architecture, Feb. 2007.