메뉴 건너뛰기




Volumn , Issue , 2008, Pages 197-206

Split hardware transactions: True nesting of transactions using best-effort hardware transactional memory

Author keywords

Atomicity; Nesting; Transactional memory

Indexed keywords

ATOMIC BLOCKS; ATOMIC OPERATION; ATOMICITY; BEST-EFFORT; EXPRESSIVE POWER; HARDWARE SUPPORTS; NESTED TRANSACTIONS; NESTING; SOFTWARE SUPPORT; TRANSACTIONAL MEMORY; USER-LEVEL THREADS;

EID: 67650088636     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (22)

References (28)
  • 9
    • 6344219523 scopus 로고    scopus 로고
    • PhD thesis, Cambridge University Computer Laboratory, Also available as Technical Report UCAM-CL-TR-579
    • Keir Fraser. Practical lock freedom. PhD thesis, Cambridge University Computer Laboratory, 2003. Also available as Technical Report UCAM-CL-TR-579.
    • (2003) Practical Lock Freedom.
    • Fraser, K.1
  • 16
    • 79959416067 scopus 로고    scopus 로고
    • Yossi Lev and Mark Moir. Debugging with transactional memory. June
    • Yossi Lev and Mark Moir. Debugging with transactional memory. Transact 2006 workshop, June 2006. http://research.sun.com/scalable/pubs/Lev-Moir- Debugging-2006.pdf.
    • (2006) Transact 2006 Workshop
  • 17
    • 67650085431 scopus 로고    scopus 로고
    • Phtm: Phased transactional memory
    • August
    • Yossi Lev, Mark Moir, and Dan Nussbaum. Phtm: Phased transactional memory. Transact 2007 workshop, August 2007. http://www.cs.rochester.edu/ meetings/TRANSACT07/papers/lev.pdf.
    • (2007) Transact 2007 Workshop
    • Lev, Y.1    Moir, M.2    Nussbaum, D.3
  • 19
    • 79959431492 scopus 로고    scopus 로고
    • Adaptive software transactional memory
    • Earlier but expanded version available as TR 868, University of Rochester Computer Science Dept., May
    • Virendra J. Marathe, William N. Scherer III, and Michael L. Scott. Adaptive software transactional memory. Technical report, Cracow, Poland, Sep 2005. Earlier but expanded version available as TR 868, University of Rochester Computer Science Dept., May 2005.
    • (2005) Technical Report, Cracow, Poland, Sep 2005
    • Virendra, J.M.1    Scherer III, W.N.2    Scott, M.L.3
  • 21
    • 33846481149 scopus 로고    scopus 로고
    • Jul
    • Mark Moir. Hybrid transactional memory, Jul 2005. http://www.es.wisc.edu/ trans-memory/misc-papers/moir:hybridtm:tr:2005.pdf.
    • (2005) Hybrid Transactional Memory
    • Moir, M.1
  • 24
    • 33749236639 scopus 로고    scopus 로고
    • Nested transactional memory: Model and architecture sketches
    • J. Eliot B. Moss and Antony L. Hosking. Nested transactional memory: Model and architecture sketches. Sei. Comput. Program., 63(2):186-201, 2006.
    • (2006) Sei. Comput. Program , vol.63 , Issue.2 , pp. 186-201
    • Eliot B Moss, J.1    Hosking, A.L.2
  • 28
    • 0031069218 scopus 로고    scopus 로고
    • Software transactional memory
    • February
    • N. Shavit and D. Touitou. Software transactional memory. Distributed Computing, 10(2):99-116, February 1997.
    • (1997) Distributed Computing , vol.10 , Issue.2 , pp. 99-116
    • Shavit, N.1    Touitou, D.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.