Transactional memory coherence and consistency

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 102-113

  Hammond, Lance ^a   Wong, Vicky ^a   Chen, Mike ^a   Carlstrom, Brian D ^a   Davis, John D ^a   Hertzberg, Ben ^a   Prabhu, Manohar K ^a   Wijaya, Honggo ^a   Kozyrakis, Christos ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS (CMP); MEMORY CONSISTENCY; MEMORY SYSTEMS; TRANSACTIONAL MEMORY COHERENCE AND CONSISTENCY (TCC);

BANDWIDTH; COMPUTER HARDWARE; COMPUTER SOFTWARE; LOGIC DESIGN; NETWORK PROTOCOLS; PACKET NETWORKS; PARALLEL PROCESSING SYSTEMS; PARAMETER ESTIMATION; PROGRAM PROCESSORS; SYNCHRONIZATION;

STORAGE ALLOCATION (COMPUTER);

EID: 4644359934     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (38)

1. S. V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial," IEEE Computer, Vol. 29 No. 12, pp. 66-76, Dec. 1996.
2. th Annual International Symposium on Computer Architecture, June 1990.
3. th International Symposium on Computer Architecture, June 1988.
4. A. Ahmed, P. Conway, B. Hughes, F. Weber, "AMD Opteron™ Shared Memory MP Systems," Conference Record of Hot Chips 14, Stanford, CA, Aug. 2003
5. D.Bossen, J. Tendler, K. Reick, "Power4 system design for high reliability," IEEE MICRO Magazine, Vol. 22 No. 2, pp. 16-24, March-April 2002.
6. Byte Magazine, jBYTEmark Benchmark, http://www.byte.com, CMP Media LLC, 1999.
7. A. Charlesworth, "Starfire: Extending the SMP Envelope," IEEE Micro Magazine, Vol. 18 No. 1, pp. 39-49, Jan.-Feb. 1998.
8. th International Symposium on Computer Architecture (ISCA), pp. 434-445, June 2003.
9. M. Dubois, C. Scheurich, and F. Briggs, "Synchronization, Coherence, and Event Ordering," IEEE Computer, February 1988.
10. M. Franklin and G. Sohi, "ARB: A hardware mechanism for dynamic reordering of memory references," IEEE Transactions on Computers, Vol. 45 No. 5, pp. 552-571, May 1996.
11. th International Symposium on Computer Architecture, June 1990.
12. th Annual International Symposium on Computer Architecture, pp. 162-171, May 1999.
13. th Annual International Symposium on Computer Architecture, June 1983.
14. S. Gopal, T.N. Vijaykumar, J. E. Smith and G. S. Sohi, "Speculative Versioning Cache," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA-4), Feb. 1998.
15. J. Gray and A. Reuter, Transaction Processing: Concepts and Techniques, Morgan Kaufmann, 1993.
16. L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Chen, and K. Olukotun, "The Stanford Hydra CMP," IEEE MICRO Magazine, March-April 2000.
17. th International Symposium on Computer Architecture, pp. 289-300, 1993.
18. Java Grande Forum, Java Grande Benchmark Suite, http://www.epcc.ed.ac.uk/ javagrande/, 2000.
19. R. Kalla, B. Sinharoy, and J. Tendler, "Simultaneous Multi-threading Implementation in POWERS," Conference Record of Hot Chips 15 Symposium, Stanford, CA, Aug. 2003.
20. V. Krishnan and J. Torrellas, "A Chip Multiprocessor Architecture with Speculative Multithreading," IEEE Transactions on Computers, Special Issue on Multithreaded Architecture, September 1999.
21. H. T. Kung and J. T. Robinson, "On Optimistic Methods for Concurrency Control," ACM Transactions on Database Systems, Vol. 6 No. 2, June 1981.
22. J. P. Lamport, "How to make a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Transactions on Computers, Vol. 28 No. 9, pp. 690-691, 1979.
23. th International Symposium on Computer Architecture, June 1990.
24. th International Symposium on Computer Architecture, pp. 182-193, June 2003.
25. th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), October, 2002.
26. C. McNairy and D. Soltis, "Itanium 2 Processor Microarchitecture, " IEEE MICRO Magazine, Vol. 23 No. 2, pp. 44-55, March-April 2003.
27. J. Moreira, S. Midkiff, M. Gupta, and P. Artigas, Numerically Intensive Java, IBM at http://www.alphaworks.ibm.com/tech/ninja/, April 1999.
28. th Annual International Symposium on Computer Architecture, June 1984.
29. M. K. Prabhu and K. Olukotun, "Using Thread-Level Speculation to Simplify Manual Parallelization," Proceedings of the Principles and Practice of Parallel Programming (PPoPP), pp. 1-12, June 2003.
30. th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), October 2002.
31. th International Symposium on Microarchitecture (MICRO-34), December 2001.
32. P. Rundberg and P. Stenstrom, "Reordered Speculative Execution of Critical Sections," Proceedings of the 2002 International Conference on Parallel Processing (ICPP '02), Feb. 2002.
33. nd Annual International Symposium on Computer Architecture, pp. 414-425, June 1995.
34. Standard Performance Evaluation Corporation, SPEC*, http://www.specbench.org/, Warrenton, VA, 1995-2000.
35. Stanford Parallel Applications for Shared Memory (SPLASH-2), http://www-flash.stanford.edu/apps/SPLASH/
36. J. Steffan and T. Mowry, "The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, Las Vegas, Nevada, 1998.
37. T. Wilkinson, Kaffe Virtual Machine, http://kaffe.org, 1997-2002.
38. nd International Symposium on Computer Architecture, pp. 24-36, June 1995.