Compiler and runtime techniques for software transactional memory optimization

Concurrency and Computation: Practice and Experience

Volumn 21, Issue 1, 2009, Pages 7-23

  Wu, Peng ^a,c   Michael, Maged M ^a   Von Praim, Christoph ^a   Nakaike, Takuya ^a   Bordawekar, Rajesh ^a   Cain, Harold W ^a   Cascaval, Calin ^a   Chatterjee, Siddhartha ^a   Chiras, Stefanie ^a   Hou, Rui ^a   Mergen, Mark ^a   Shen, Xiaowei ^a   Spear, Michael F ^b   Wang, Hua Yong ^a   Wang, Kun ^a  

^a IBM RESEARCH   (United States)

^b UNIVERSITY OF ROCHESTER   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Compiler optimization; Optimistic concurrency; Software transactional memory; Transactional memory

Indexed keywords

C++ (PROGRAMMING LANGUAGE); PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

COMPILER OPTIMIZATIONS; DESIGN POLICY; JAVA PROGRAM; JAVA VIRTUAL MACHINES; OPTIMISTIC CONCURRENCY; PERFORMANCE BOTTLENECKS; SOFTWARE TRANSACTIONAL MEMORY; TRANSACTIONAL MEMORY;

JAVA PROGRAMMING LANGUAGE;

EID: 58149268857     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.1336     Document Type: Article

References (36)

1. Tremblay M. Transactional memory for a modem microprocessor. 2007 Conference on Scalable Approaches to High Performance and High Productivity Computing, September 2007.
2. Intel Corp. Intel C++ STM Compiler (Prototype Edition). Intel Corp.: 2007.
3. Azul Systems. Optimistic thread concurrency: Breaking the scale barrier. White Paper, January 2006.
4. Herlihy N, Moss JEB. Transactional memory: Architecture support for lock-free data structures. Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, 1993; 289-300.
5. Adl-Tabatabai A-R, Lewis BT, Menon V, Murphy BR, Saha B, Shpeisman T. Compiler and runtime support for efficient software transactional memory. Proceedings of PLDI '06, Ottawa, Canada, 2006; 26-37.
6. Harris T, Plesko M, Shinnar A, Tarditi D. Optimizing memory transactions. Proceedings of the PLDI'06, Ottawa, Canada, 2003; 388-402.
7. Shpeisman T, Menon V, Adl-Tabatabai. A-R, Balensiefer S, Grossman D, Hudson R, Moore KF, Saha B. Enforcing isolation and ordering in stm. Proceedings of PLDI'07, San Diego, CA, 2007; 78-88.
8. Herlihy M, Luchangco V, Moir M, Scherer III WN. Software transactional memory for dynamic-sized data structures. Proceedings of the ACM Symposium on Principles of Distributed Computing, Boston, MA, 2003; 92-101.
9. Marathe VJ, Scherer III WN, Scott ML. Adaptive software transactional memory. Proceedings of the 19th International Conference on Distributed Computing, September 2005; 354-358.
10. Shavit N, Touitou D. Software transactional memory. Proceedings of the Symposium of Principles of Distributed Computing, Ottawa, Canada, 1995; 204-213.
11. Scott Ananian C, Asanovic K, Kuszmaul BC, Leiserson CE, Lie S. Unbounded transactional memory. Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture, San Francisco, CA, February 2005; 316-327.
12. Chuang W, Narayanasamy S, Venkatesh G, Sampson J, Biesbrouck MV, Pokam G, Calder B, Colavin O. Unbounded page-based transactional memory. Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press: New York, NY, U.S.A., 2006; 347-358.
13. Hammond L, Wong V, Chen M, Carlstrom BD, Davis JD, Hertzberg B, Prabhu MK, Wijaya H, Kozyrakis C, Olukotun K. Transactional memory coherence and consistency. Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004. IEEE Computer Society: Silver Spring, MD, 2004; 102.
14. Moore KE, Bobba J, Moravan MJ, Hill MD, Wood DA. Logtm: Log-based transactional memory. Proceedings of the 12th International Symposium on High-performance Computer Architecture, Austin, TX, February 2006; 254-265.
15. Rajwar R, Herlihy M, Lai. K. Virtualizing transactional memory. Proceedings of the 32nd Annual International Symposium on Computer Architecture, June 2005. IEEE Computer Society: Silver Spring, MD, 2005; 494-505.
16. Blundell C, Devietti J, Christopher Lewis E, Martin MMK. Making the fast case common and the uncommon case simple in unbounded transactional memory. ISCA'07 Proceedings of the 34th Annual International Symposium on Computer Architecture. ACM Press: New York, NY, U.S.A., 2007; 24-34.
17. Damron P, Fedorova A, Lev Y, Luchangco V, Moir M, Nussbaum D. Hybrid transactional memory. Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press: New York, NY, U.S.A., 2006; 336-346.
18. Saha B, Adl-Tabatabai A-R, Jacobson Q. Architectural support for software transactional memory. Proceedings of the 39th Annual International Symposium on Microarchitecture, Orlando, FL, December 2006; 185-196.
19. Yen L, Bobba J, Marty MM, Moore KE, Volos H, Hill MD, Swift MM, Wood DA. LogTM-SE: Decoupling hardware transactional memory from caches. Proceedings of the 13th International Symposium on High-performance Computer Architecture (HPCA), Phoenix, AZ, February 2007.
20. Harris T, Fraser K. Language support for lightweight transactions. Proceedings of the OOPSLA'03, Portland, OR, 2006; 14-25.
21. Saha B, Adl-Tabatabai A-R, Hudson RL, Minh CC, Hertzberg B. McRT-STM: A high performance software transactional memory system for a multi-core runtime. Proceedings of PPoPP'06, Phoenix, AZ, March 2006; 187-197.
22. Dice D, Shalev O, Shavit N. Transactional locking II. DISC, Stockholm, Sweden, September 2006; 194-208.
23. Marathe VJ, Spear MF, Heriot C, Acharya A, Eisenstat D, Scherer III WN, Scott ML. Lowering the overhead of software transactional memory. ACM SIGPLAN Workshop on Transactional Computing, Ottawa, Canada, June 2006.
24. Spear MF, Marathe VJ, Scherer III WN, Scott ML. Conflict detection and validation strategies for software transactional memory. DISC, Stockholm, Sweden, 2006; 179-193.
25. Riegel T, Felber P, Fetzer C. A lazy snapshot algorithm with eager validation. DISC, Stockholm, Sweden, 2006; 284-298.
26. Ennals R. Efficient software transactional memory. Technical Report IRC-TR-05-05I, Intel Research Cambridge Tech Report, January 2005.
27. Ceze L, Tuck J, Cascaval C, Torrellas J. Bulk disambiguation of speculative threads in multiprocessors. Proceedings of ISCA 2006, Boston, MA, 2006; 237-238.
28. Lehman PL, Bing Yao S. Efficient locking for concurrent operations on B-trees. ACAf Transactions on Database Systems 1981; 6(4):650-670.
29. Bader DA, Madduri K. Design implementation of the HPCS graph analysis benchmark on symmetric multiprocessors. Proceedings of the 12th International Conference on High Performance Computing (HiPC 2005), Goa, India, December 2005; 465-476.
30. hsqldb-100% java database, http://hsqldb.org/.
31. Chung J, Chafi H, Minh CC, McDonald A, Carl strom BD, Kozyrakis C, Olkotun K. The common case transactional behavior of multithreaded programs. Proceedings of the Twelfth IEEE Symposium on High-performance Computer Architecture, Austin, TX, 2006; 266-277.
32. Wang C, Chen W-Y, Wu Y, Saha B, Adl-Tabatabai A-R. Code generation and optimization for transactional memory constructs in an unmanaged language. Proceedings of CGO'07, San Jose, CA, 2007; 34-48.
33. Herlihy M, Luchangco V, Moir M. A flexible framework for implementing software transactional memory. Proceedings of the OOPSLA'06, Montreal, Canada, 2006; 253-262.
34. WeIc A, Hosking AL, Jagannathan S. Transparently reconciling transactions with locking for Java synchronization. ECOOP 2006: European Conference on Object-oriented Programming (Lecture Notes in Computer Science, vol. 4067). Nantes, France, Springer: Berlin, 2006; 148-173.
35. Neelakantam N, Rajwar R, Srinivas S, Srinivasan U, Zilles C. Hardware atomicity for reliable software speculation. Proceedings of ISCA '07, San Diego, CA, 2007; 174-185.
36. von Praun C, Ceze L, Cascaval C. Implicit parallelism with ordered transactions. Proceedings of PPoPP 2007, San Jose, CA, 2007; 79-89.