Dynamically filtering thread-local variables in lazy-lazy hardware transactional memory

2009 11th IEEE International Conference on High Performance Computing and Communications, HPCC 2009

Volumn , Issue , 2009, Pages 171-179

  Sanyal, Sutirtha ^a   Roy, Sourav ^b   Cristal, Adrian ^a   Unsal, Osman S ^a   Valero, Mateo ^a  

^a Barcelona Super Computing Center   (Spain)

^b Freescale Semiconductor India Pvt Ltd   (India)

Author keywords

Dynamic Heap Separation; Hardware Transactional Memory; Translation Lookaside Buffer(TLB); Virtual Memory Management

Indexed keywords

AVERAGE SPEED; BENCHMARK SUITES; CONFLICT DETECTION; DATA VERSIONING; EMERGING TECHNOLOGIES; FULL SYSTEM SIMULATORS; IN-LINE; LINUX KERNEL; LOCAL DATA; LOCAL VARIABLES; OPERATING SYSTEMS; SHARED DATA; SPEED-UPS; TRANSACTIONAL MEMORY; TRANSLATION LOOKASIDE BUFFER(TLB); VERSIONING; VIRTUAL MEMORY MANAGEMENT;

BENCHMARKING; BUFFER STORAGE; COMPUTER OPERATING SYSTEMS; COMPUTER SCIENCE; MARKUP LANGUAGES; PARALLEL PROGRAMMING; SIMULATORS;

STORAGE ALLOCATION (COMPUTER);

EID: 70449566810     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2009.84     Document Type: Conference Paper

References (14)

1. N.L. Binkert, R.G. Dreslinski, L.R. Hsu, K.T. Lim, A.G. Saidi, and S.K. Reinhardt. The M5 Simulator: Modeling Networked Systems. IEEE MICRO, pages 52-60, 2006.
2. C. Blundell, J. Devietti, E.C. Lewis, and M.M.K. Martin. Making the fast case common and the uncommon case simple in unbounded transactional memory. Proceedings of the 34th annual international conference on Computer architecture, pages 24-34, 2007.
3. Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. Stamp: Stanford transactional applications for multiprocessing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization, September 2008.
4. H. Chafi, J. Casper, B.D. Carlstrom, A. McDonald, C.C. Minh, W. Baek, C. Kozyrakis, and K. Olukotun. A Scalable, Non-blocking Approach to Transactional Memory. Proc. of the 13th Intl. Symp. on High Performance Computer Architecture, Phoenix, AZ, Feb, 2007.
5. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. Proceedings of the 2006 ASPLOS Conference, 41(11):336-346, 2006.
6. L. Hammond, V. Wong, M. Chen, B.D. Carlstrom, J.D. Davis, B. Hertzberg, M.K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), 1063(6897/04):20-100
7. M. Herlihy and J.E.B. Moss. Transactional memory: architectural support for lock-free data structures. ACM New York, NY, USA, 1993.
8. NP Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Computer Architecture, 1990. Proceedings. 17th Annual International Symposium on, pages 364-373, 1990.
9. S. Kumar, M. Chu, C.J. Hughes, P. Kundu, and A. Nguyen. Hybrid transactional memory. In Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 209-220. ACM New York, NY, USA, 2006.
10. D. Lea and W. Gloger. A memory allocator, 1996.
11. K.E. Moore, J. Bobba, M.J. Moravan, M.D. Hill, and D.A. Wood. LogTM: Log-based transactional memory. Proc. 12th Annual International Symposium on High Performance Computer Architecture, 2006.
12. Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman Jouppi. Cacti 5.3, 2008.
13. L. Yen, S. C. Draper, and M.D. Hill. Notary: Hardware Techniques to Enhance Signatures. Proceedings of the 41st annual International Symposium on Microarchitecture (MICRO), 2008.
14. C. Zilles and L. Baugh. Extending hardware transactional memory to support non-busy waiting and non-transactional actions. TRANSACT: First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, 2006.