Rock: A high-performance sparc CMT processor

IEEE Micro

Volumn 29, Issue 2, 2009, Pages 6-16

  Chaudhry, Shailender ^a   Cypher, Robert ^a   Ekman, Magnus ^a   Karlsson, Martin ^a   Landin, Anders ^a   Yip, Sherman ^a   Zeffer, Håkan ^a   Tremblay, Marc ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

Bandwidth; Data mining; Hardware; Integration and modeling; Magnetic cores; Multicore single chip multiprocessors; Multithreaded processors; Parallel architectures; Pipelines; Probability density function; Processor architectures; Registers; Speculative multithreading; System architectures

Indexed keywords

INTEGRATION AND MODELING; MULTICORE/SINGLE-CHIP MULTIPROCESSORS; MULTITHREADED PROCESSORS; PROCESSOR ARCHITECTURES; REGISTERS; SPECULATIVE MULTITHREADING; SYSTEM ARCHITECTURES;

ARCHITECTURE; BANDWIDTH; COMPUTER HARDWARE DESCRIPTION LANGUAGES; HARDWARE; INFORMATION MANAGEMENT; MAGNETIC CIRCUITS; MAGNETIC CORES; MAGNETIC DEVICES; MINING; MULTITASKING; PARALLEL ARCHITECTURES; PIPELINES; PROBABILITY DENSITY FUNCTION; SYSTEMS ANALYSIS;

PIPELINE PROCESSING SYSTEMS;

EID: 65549167440     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2009.34     Document Type: Article

References (14)

1. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro, vol. 25, no. 2, 2005, pp. 21-29.
2. G.M. Amdahl, "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities," Proc. AFIPS Conf., vol. 30, AFIPS Press, 1967, pp. 483-485.
3. M.D. Hill and M.R. Marty, "Amdahl's Law in the Multicore Era," Computer, vol. 41, no. 7, 2008, pp. 33-38.
4. M. Tremblay and S. Chaudhry, "A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread SPARC Processor," Proc. Int'l Solid-State Circuits Conf. Digest of Technical Papers (ISSCC 08), IEEE Press, 2008, pp. 82-83.
5. M. Herlihy and J.E.B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures," Proc. IEEE/ACM Int'l Symp. Computer Architecture (ISCA 93), ACM Press, 1993, pp. 289-300.
6. M. Tremblay, B. Joy, and K. Shin, "A Three Dimensional Register File for Superscalar Processors," Proc. Hawaii Int'l Conf. System Sciences (HICSS 95), IEEE CS Press, 1995, pp. 191-201.
7. SPARC Int'l, The SPARC Architecture Manual (version 9), Prentice-Hall, 1994.
8. H. Akkary, R. Rajwar, and S.T. Srinivasan, "Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors," Proc. IEEE/ACM Int'l Symp. Microarchitecture (MICRO 03), IEEE CS Press, 2003, pp. 423-434.
9. W.W. Hwu and Y.N. Patt, "Checkpoint Repair for Out-of-Order Execution Machines," Proc. IEEE/ACM Int'l Symp. Computer Architecture (ISCA 87), ACM Press, 1987, pp. 18-26.
10. S.T. Srinivasan et al., "Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance," IEEE Micro, vol. 24, no. 6, 2004, pp. 62-73.
11. A. Cristal et al., "Out-of-Order Commit Processors," Proc. IEEE Int'l Symp. High-Performance Computer Architectures (HPCA 04), IEEE CS Press, 2004, pp. 48-59.
12. J. Dundas and T. Mudge, "Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss," Proc. Int'l Conf. Supercomputing (ICS 97), ACM Press, 1997, pp. 68-75.
13. O. Mutlu et al., "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors," Proc. IEEE Int'l Symp. High-Performance Computer Architecture (HPCA 03), IEEE CS Press, 2003, pp. 129-140.
14. S. Chaudhry et al., "High-Performance Throughput Computing," IEEE Micro, vol. 25, no. 3, 2005, pp. 32-45.