A scalable, non-blocking approach to transactional memory

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 97-108

  Chafi, Hassan ^a   Casper, Jared ^a   Carlstrom, Brian D ^a   McDonald, Austen ^a   Minh, Chi Cao ^a   Baek, Woongki ^a   Kozyrakis, Christos ^a   Olukotun, Kunle ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED SHARED MEMORY SYSTEMS; PRIORITY INVERSION; TRANSACTIONAL MEMORY; WRITE-BACK CACHES;

DISTRIBUTED COMPUTER SYSTEMS; NETWORK PROTOCOLS; PARALLEL PROGRAMMING; USER INTERFACES;

STORAGE ALLOCATION (COMPUTER);

EID: 34547700390     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346189     Document Type: Conference Paper

References (39)

1. A. Agarwal et al. The MIT Alewife Machine: Architecture and Performance. In Proc. of the 22nd Annual Intl. Symp. on Computer Architecture (ISCA'95), pages 2-13, 1995.
2. B. Alpern and other. The Jalapeño virtual machine. IBM Systems Journal, 39(1):211-238, 2000.
3. C. S. Ananian et al. Unbounded Transactional Memory. In Proc. of the 11th Intl. Symp. on High-Performance Computer Architecture (HPCA'05), San Franscisco, California, February 2005.
4. L. A. Barroso et al. Piranha: A scalable architecture based on single-chip multiprocessing. In Proc. of the 27th Annual Intl. Symp. on Computer Architecture, Vancouver, Canada, June 2000.
5. CEARCH Kernels, http://cearch.east.isi.edu/.
6. L. Ceze, J. Tuck, J. Torrellas, and C. Cascaval. Bulk disambiguation of speculative threads in multiprocessors. In ISCA '06: Proc. of the 33rd Intl. Symp. on Computer Architecture, pages 227-238, 2006.
7. H. Chafi et al. TAPE: A Transactional Application Profiling Environment. In ICS '05: Proc. of the 19th Annual Intl. Conf. on Supercomputing, pages 199-208. June 2005.
8. J. Chung et al. The Common Case Transactional Behavior of Multithreaded Programs. In Proc. of the 12th Intl. Conf. on High-Performance Computer Architecture, February 2006.
9. J. Chung et al. Tradeoffs in transactional memory virtualization. In ASPLOS-XII: Proc. of the 12th Intl. Conf. on Architectural support for programming languages and operating systems. Oct 2006.
10. M. Cintra, J. F. Martínez, and J. Torrellas. Architectural Support for Scalable Speculative Parallelization in Shared-memory Multiprocessors. In Proc. of the 27th Intl. Symp. on Comp. Arch., June 2000.
11. M. J. Garzarán et al. Tradeoffs in buffering memory state for threadlevel speculation in multiprocessors. In HPCA '03: Proc. of the 9th Intl. Symp. on High-Performance Computer Architecture, page 191, February 2003.
12. S. Gopal, T. Vijaykumar, J. E. Smith, and G. S. Sohi. Speculative versioning cache. In Proc. of the Fourth Intl. Symp. on High-Performance Computer Architecture, February 1998.
13. L. Hammond et al. Data speculation support for a chip multiprocessor. In Proc. of the 8th Intl. Conf. on Architecture Support for Programming Languages and Operating Systems, October 1998.
14. L. Hammond et al. Programming with transactional coherence and consistency (TCC). In ASPLOS-XI: Proc. of the 11th Intl. Conf. on Architectural support for programming languages and operating systems, pages 1-13, October 2004.
15. L. Hammond et al. Transactional memory coherence and consistency. In Proc. of the 31st Intl. Symp. on Computer Architecture, pages 102-113, June 2004.
16. T. Harris and K. Fraser. Language support for lightweight transactions. In OOPSLA '03: Proc. of the 18th annual ACM SIGPLAN Conf. on Object-oriented programing, systems, languages, and applications, pages 388-402, 2003.
17. M. Herlihy and J. E. B. Moss. Transactional memory: Architectural support for lock-free data structures. In Proc. of the 20th Intl. Symp. on Computer Architecture, pages 289-300, 1993.
18. Infiniband Trade Association, InfiniBand. http://www.infinibandta. org/.
19. T. Knight. An architecture for mostly functional languages. In LFP '86: Proc. of the 1986 ACM Conf. on LISP and functional programming, pages 105-112, August 1986.
20. V. Krishnan and J. Torrellas. A chip multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, Special Issue on Multithreaded Architecture, September 1999.
21. H. T. Kung and J. T. Robinson. On optimistic methods for concurrency control. ACM Trans. on Database Systems, 6(2), June 1981.
22. J. Laudon and D. Lenoski. The SGI Origin: a ccNUMA highly scalable server. In ISCA '97: Proc. of the 24th annual Intl. Symp. on Computer architecture, pages 241-251, 1997.
23. D. Lenoski et al. The stanford dash multiprocessor. Computer, 25(3):63-79, 1992.
24. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token coherence: Decoupling performance and correctness. In Proc. of the 30th Intl. Symp. on Computer Architecture, pages 182-193, June 2003.
25. J. F. Martínez and J. Torrellas. Speculative synchronization: applying thread-level speculation to explicitly parallel applications. In ASPLOS-X: Proc. of the 10th Intl. Conf. on Architectural support for programming languages and operating systems, October 2002.
26. A. McDonald et al. Characterization of TCC on ChipMultiprocessors. In PACT '05: Proc. of the 14th Intl. Conf. on Parallel Architectures and Compilation Techniques, September 2005.
27. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-Based Transactional Memory. In 12th Intl. Conf. on High-Performance Computer Architecture, February 2006.
28. M. Prvulovic et al. Removing architectural bottlenecks to the scalability of speculative parallelization. In Proc. of the 28th Intl. Symp. on Computer architecture, 2001.
29. R. Rajwar and J. R. Goodman. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In MICRO 34: Proc. of the 34th annual ACM/IEEE Intl. Symp. on Microarchitecture, 2001.
30. R. Rajwar and J. R. Goodman. Transactional lock-free execution of lock-based programs. In ASPLOS-X: Proc. of the 10th Intl. Conf. on Architectural support for programming languages and operating systems, pages 5-17, October 2002.
31. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing Transactional Memory. In ISCA '05: Proc. of the 32nd Annual Intl. Symp. on Computer Architecture, pages 494-505, June 2005.
32. B. Saha et al. A high performance software transactional memory system for a multi-core runtime. In PPoPP '06: Proc. of the eleventh ACM SIGPLAN Symp. on Principles and practice of parallel programming, March 2006.
33. G. S. Sohi, S. E. Breach, and T. Vijaykumar. Multiscalar processors. In Proc. of the 22nd Annual Intl. Symp. on Comp. Arch., June 1995.
34. Standard Performance Evaluation Corporation, SPEC CPU Benchmarks. http://www.specbench.org/,1995-2000.
35. Standard Performance Evaluation Corporation, SPECjbb2000 Benchmark. http://www.spec.org/jbb2000/, 2000.
36. J. G. Steffan et al. A Scalable Approach to Thread-level Speculation. In Proc. of the 27th Intl. Symp. on Computer Architecture, June 2000.
37. J. G. Steffan and T. C. Mowry. The potential for using thread-level data speculation to facilitate automatic parallelization. In HPCA '98: Proc. of the 4th Intl. Symp. on High-Performance Comp. Arch., 1998.
38. J. M. Stone, H. S. Stone, P. Heidelberger, and J. Turek. Multiple Reservations and the Oklahoma Update. IEEE Parallel and Distributed Technology, 01(4):58-71, November 1993.
39. S. C. Woo et al. The SPLASH2 Programs: Characterization and Methodological Considerations. In Proc. of the 22nd Intl. Symp. on Computer Architecture, pages 24-36, June 1995.