Nonblocking transactions without indirection using alert-on-update

Annual ACM Symposium on Parallelism in Algorithms and Architectures

Volumn , Issue , 2007, Pages 210-220

  Spear, Michael F ^a   Shriraman, Arrvindh ^a   Dalessandro, Luke ^a   Dwarkadas, Sandhya ^a   Scott, Michael L ^a  

^a University of Rochester   (United States)

Author keywords

Event based systems; Obstruction freedom; Software transactional memory

Indexed keywords

EVENT-BASED SYSTEMS; LOAD VALIDATION; NONBLOCKING TRANSACTIONS; OBSTRUCTION FREEDOM; SOFTWARE TRANSACTIONAL MEMORY;

BLOCK CODES; CACHE MEMORY; DATA STORAGE EQUIPMENT; SEMANTICS;

SOFTWARE ENGINEERING;

EID: 35248816454     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1248377.1248414     Document Type: Conference Paper

References (25)

1. A.-R. Adl-Tabatabai, B. T. Lewis, V. Menon, B. R. Murphy, B. Saha, and T. Shpeisman. Compiler and Runtime Support for Efficient Software Transactional Memory. In Proc. of the SIGPLAN 2006 Conf. on Programming Language Design and Implementation, Ottawa, ON, Canada, June 2006.
2. D. Dice, O. Shalev, and N. Shavit. Transactional Locking II. In Proc. of the 20th Intl. Symp. on Distributed Computing, Stockholm, Sweden, Sept. 2006.
3. D. Dice and N. Shavit. What Really Makes Transactions Fast? In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006.
4. R. Ennals. Software Transactional. Memory Should Not Be Lock Free. Technical Report IRC-TR-06-052, Intel Research Cambridge, 2006.
5. K. Fraser and T. Harris. Concurrent Programming Without Locks. Submitted for publication, 2004. Available as research.microsoft.com/~tharris/drafts/cpwl- submission.pdf.
6. R. Guerraoui, M. Herlihy, and B. Pochon. Polymorphic Contention Management in SXM. In Proc. of the 19th Intl. Symp. on Distributed Computing, Cracow, Poland, Sept. 2005.
7. T. Harris and K. Fraser. Language Support for Lightweight Transactions. In OOPSLA 2003 Conf. Proc., Anaheim, CA, Oct. 2003.
8. T. Harris and K. Fraser. Revocable Locks for Non-Blocking Programming. In Proc. of the 10th ACM Symp. on Principles and Practice of Parallel Programming, Chicago, IL, June 2005.
9. T. Harris, M. Plesko, A. Shinnar, and D. Tarditi. Optimizing Memory Transactions. In Proc. of the SIGPLAN 2006 Conf. on Programming Language Design and Implementation, Ottawa, ON, Canada, June 2006.
10. M. Herlihy, V. Luchangco, and M. Moir. Obstruction-Free Synchronization: Double-Ended Queues as an Example. In Proc. of the 23rd Intl. Conf. on Distributed Computing Systems, Providence, RI, May, 2003.
11. M. Herlihy, V. Luchangco, M. Moir, and W. N. Scherer III. Software Transactional Memory for Dynamic-sized Data Structures. In Proc. of the 22nd ACM Symp. on Principles of Distributed Computing, Boston, MA, July 2003.
12. V. J. Marathe, W. N. Scherer III, and M. L. Scott. Adaptive Software Transactional Memory. In Proc. of the 19th Intl. Symp. on Distributed Computing, Cracow, Poland, Sept. 2005.
13. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the Overhead of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006. Expanded version available as TR 893, Dept. of Computer Science, Univ. of Rochester, Mar. 2006.
14. V. Marathe and M. Moir. An Efficient Nonblocking Copyback Mechanism in Hybrid Transactional Memory (poster paper). In Proc. of the 12th ACM Symp. on Principles and Practice of Parallel Programming, San Jose, CA, Mar. 2007.
15. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. In ACM SIGARCH Computer Architecture News, Sept. 2005.
16. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based Transactional Memory. In Proc. of the 12th Intl. Symp. on High Performance Computer Architecture, Austin, TX, Feb. 2006.
17. B. Saha, A.-R. Adl-Tabatabai, and Q. Jacobson. Architectural Support for Software Transactional Memory. In Proc. of the 39th Intl. Symp. on Microarchitecture, Dec. 2006. Orlando, FL.
18. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: A High Performance Software Transactional Memory System, for a Multi-Core Runtime. In Proc. of the 11th ACM Symp. on Principles and Practice of Parallel Programming, New York, NY, Mar. 2006.
19. W. N. Scherer III and M. L. Scott. Advanced Contention Management for Dynamic Software Transactional. Memory. In Proc. of the 24th ACM Symp. on Principles of Distributed Computing, Las Vegas, NV, July 2005.
20. M. L. Scott. Sequential Specification of Transactional Memory Semantics. In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006.
21. A. Shriraman, V. J. Marathe, S. Dwarkadas, M. L. Scott, D. Eisenstat, C. Heriot, W. N. Scherer III, and M. F. Spear. Hardware Acceleration of Software Transactional Memory. In ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006. Expanded version available as TR 887, Dept. of Computer Science, Univ. of Rochester, Dec. 2005, revised Mar. 2006.
22. M. F. Spear, V. J. Marathe, W N. Scherer III, and M. L. Scott. Conflict Detection and Validation Strategies for Software Transactional Memory. In Proc. of the 20th Intl. Symp. on Distributed Computing, Stockholm, Sweden, Sept. 2006.
23. M. F. Spear, A. Shriraman, H. Hossain, S. Dwarkadas, and M. L. Scott. Alert-on-Update: A Communication Aid for Shared Memory Multiprocessors (poster paper). In Proc. of the 12th ACM Symp. on Principles and Practice of Parallel Programming, San Jose, CA, Mar. 2007.
24. C. Wang, W.-Y. Chen, Y. Wu, B. Saha, and A.-R. Adl-Tabatabai. Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language. In Proc. of the Intl. Symp. on Code Generation and Optimization, San Jose, CA, Mar. 2007.
25. The Rochester Software Transactional. Memory Runtime. 2006. www.cs.rochester.edu/research/synchronization/rstm/.