Code generation and optimization for transactional memory constructs in an unmanaged language

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 34-45

  Wang, Cheng ^a   Chen, Wei Yu ^b   Wu, Youfeng ^a   Saha, Bratin ^a   Adl Tabatabai, Ali Reza ^a  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY CONSTRUCTS; TRANSACTIONAL MEMORY; UNMANAGED LANGUAGE;

COMPUTER PROGRAMMING LANGUAGES; CONCURRENCY CONTROL; CONTEXT FREE LANGUAGES; OPTIMIZATION; PROGRAM COMPILERS;

AUTOMATIC PROGRAMMING;

EID: 34547670719     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.4l     Document Type: Conference Paper

References (35)

1. Adl-Tabatabai, A., Lewis, B.T., Menon, V.S., Murphy, B.M., Saha, B., Shpeisman, T. Compiler and runtime support for efficient software transactional memory. PLDI 2006.
2. Allen, E., Chase, D., Luchango, V., Maessen, J., Ryu, S., Steele Jr., G., Tobin-Hochstadt, S. The Fortress language specification, version 0.618. Sun Microsystems Technical Report, April 2005.
3. Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, CE., Lie, S. Unbounded Transactional Memory. HPCA 2005.
4. Carlstrom, B., Chung, J., McDonald, A., Chafi,H., Kozyrakis, C., and Olukotun,K. The Atomos transactional programming lanuage. PLDI 2006.
5. Charles, P., Donawa, C., Ebcioglu, K., Grothoff, C., Kielstra, A., von Praun, C., Saraswat, V., Sarkar, V. X10: An object oriented approach to non-uniform cluster computing, OOPSLA, October 2005.
6. Cray Inc. The Chapel language specification, version 0.4. Technical Report, Cray Inc. Feb 2005.
7. Dice, Dave, Ori Shalev, Nir Shavit, Transactional Locking II, 20th International Symposium on Distributed Computing (DISC 06), Stockholm, Sweden, September 18-20, 2006.
8. Geppert, L. Sun's Big Splash, IEEE Spectrum, January 2005
9. Hammond, L., Carlstrorm, B.D., Wong, V., Hertzberg, B., Chen, M., Kozyrakis, C., and Olukotun, K. Transactional coherence and consistency. ASPLOS 2004.
10. Harris, T., Plesko, M., Shinnar, A., and Tarditi, D. Optimizing Memory Transactions. PLDI 2006.
11. Harris, T.L. and Fraser, K. Language support for lightweight transactions. OOPSLA 2003.
12. Harris, T.L. Design choices for language based transactions. University of Cambridge Computer Laboratory, Tech Report, Aug 2003.
13. Harris, T.L., Marlow, S., Peyton Jones, S., Herlihy, M. Composable memory transactions. PPoPP 2005.
14. Herlihy, M. and Moss, J.E.B. Transactional memory: architectural support for lock-free data structures. ISCA 1993
15. Herlihy, M., Luchango, V., Moir, M., Scherer III, W.M. Software transactional memory for dynamic sized data structures. PODC 2003.
16. Hosking, A, Moss, J.E.B. Nested transactional memory: Model and preliminary Sketches. SCOOL 2005.
17. Hudson, Richard L., Bratin Saha, Ali-Reza Adl-Tabatabai, and Benjamin C. Hertzberg, McRT-Malloc - A Scalable Transactional Memory Allocator, ISMM '06.
18. IBM Corp., Intel processor-based servers: x445, http://www-03.ibm.com/ servers/eserver/xseries/x445.html.
19. Kumar, S., Chu, M., Hughes, C., Kundu, P., Nguyen, A. Hybrid transactional memory. PPoPP 2006.
20. Marathe, V. J., Scherer, W. N., and Scott, M. L. Adaptive software transactional memory. Technical report 868. Computer Science Department, University of Rochester, 2005.
21. Marathe, V. J., Scherer, W. N., and Scott, M. L. Design tradeoffs in modern software transactional memory systems. In 7th Workshop on Languages, Compilers, and Run-Time Support For Scalable Systems (Houston, Texas, October 22-23, 2004).
22. McDonald, A., Kozyrakis, C., Olukotun, K. Architectural Semantics for Practical Transactional Memory, ISCA 2006.
23. Moir, M. Hybrid Transactional Memory. Sun Microsystems Technical Report.
24. Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A. LogTM: Log-based Transactional Memory. HPCA-12, 2006.
25. Rajwar, R., Goodman, J. R. Transactional lock-free execution of lock-based programs. ASPLOS 2002.
26. Rajwar, R., Herlihy, M., and Lai, K. Virtualizing transactional memory. ISCA 2005.
27. Riegel, T., P. Felber, and C Fetzer, A Lazy Snapshot Algorithm with Eager Validation, 20th International Symposium on Distributed Computing (DISC 06), Stockholm, Sweden, September 18-20, 2006.
28. Ringenberg, M.F. and Grossman, D. AtomCaml: First-class atomicity via rollback. ICFP 2005.
29. Saha, B., Adl-Tabatabai, A., Hudson, R., Cao Minh, C., Hertzberg, B. McRT-STM: A high performance software transactional memory system for a multi-core runtime. PPoPP 2006.
30. Schouten, D, X. Tian, A. Bik, M. Girkar, Inside the Intel Compiler, Linux Journal, Volume 2003, Issue 106 (February 2003).
31. Shavit, N., and Touitou, D. Software transactional memory. PODC 2005.
32. Shriraman, A., Marathe, V.J., Dwarkadas, S., Scott, M.L., Eisnstat, D., Heriot, C., Scherer III, W.N., Spear, M.F. Hardware acceleration of software transactional memory. Techical report 887, Computer Science Department, University of Rochester, 2006.
33. TARIFA, http://www.hackshack.de/.
34. Woo, S. C., M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, The SPLASH-2 Programs: Characterization and Methodological Considerations, In Proc. of the 22nd Annual Intl. Symp. On Computer Architecture, Jun. 1995.
35. Ying, V., C. Wang, Y. Wu, X. Jiang, Dynamic Binary Translation and Optimization of Legacy Library Code in a STM Compilation Environment, WBIA06 in conjunction with ASPLOS-2006.