Advanced concurrency control for transactional memory using transaction commit rate

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5168 LNCS, Issue , 2008, Pages 719-728

  Ansari, Mohammad ^a   Kotselidis, Christos ^a   Jarvis, Kim ^a   Luján, Mikel ^a   Kirkham, Chris ^a   Watson, Ian ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CON TROL ALGORITHMS; PARALLEL PROCESSING; RESOURCE USAGE; SYNTHETIC BENCHMARK; TRANSACTIONAL MEMORIES; TRANSACTIONAL MEMORY;

DATA STORAGE EQUIPMENT; STORAGE ALLOCATION (COMPUTER);

CONCURRENCY CONTROL;

EID: 51849086858     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85451-7_77     Document Type: Conference Paper

References (12)

1. Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural sup-port for lock-free data structures. In: ISCA 1993: Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 289-300. ACM Press, New York (1993)
2. Shavit, N., Touitou, D.: Software transactional memory. In: PODC 1995: Proceedings of the 14th Annual ACM Symposium on Principles of Distributed Computing, pp. 204-213. ACM Press, New York (1995)
3. Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: PODC 2003: Proceedings of the 22nd Annual Symposium on Principles of Distributed Computing, pp. 92-101. ACM Press, New York (2003)
4. Ansari, M., Kotselidis, C., Jarvis, K., Luján, M., Kirkham, C., Watson, I.: Adaptive concurrency control for transactional memory. In: MULTIPROG 2008: First Workshop on Programmability Issues for MultiCore Computers (January 2008)
5. Minh, C.C., Trautmann, M., Chung, J., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An effective hybrid transactional memory system with strong isolation guarantees. In: ISCA 2007: Proceedings of the 34th Annual International Symposium on Computer Architecture, pp. 69-80. ACM Press, New York (2007)
6. Watson, I., Kirkham, C., Luján, M.: A study of a transactional parallel routing algorithm. In: PACT 2007: Proceedings of the 16th International Conference on Parallel Architectures and Compilation Techniques, pp. 388-400. IEEE Computer Society Press, Los Alamitos (2007)
7. Ansari, M., Kotselidis, C., Jarvis, K., Luján, M., Kirkham, C., Watson, I.: Lee-TM: A non-trivial benchmark for transactional memory. In: Bourgeois, A.G., Zheng, S.Q. (eds.) ICA3PP 2008. LNCS, vol. 5022. Springer, Heidelberg (2008)
8. Astrom, K., Hagglund, T.: PID Controllers: Theory, Design, and Tuning. Instrument Society of America (1995)
9. Herlihy, M., Luchangco, V., Moir, M.: A flexible framework for implementing software transactional memory. In: OOPSLA 2006: Proceedings of the 21st Annual Conference on Object-Oriented Programming Systems, Languages, and Applications, pp. 253-262. ACM Press, New York (2006)
10. Guerraoui, R., Herlihy, M., Pochon, B.: Toward a theory of transactional contention managers. In: PODC 2005: Proceedings of the 24th Annual Symposium on Principles of Distributed Computing, pp. 258-264. ACM Press, New York (2005)
11. Scherer III, W., Scott, M.: Contention management in dynamic software transac-tional memory. In: CSJP 2004: Workshop on Concurrency and Synchronization in Java Programs (July 2004)
12. Scherer III, W., Scott, M.: Advanced contention management for dynamic software transactional memory. In: PODC 2005: Proceedings of the 24th Annual Symposium on Principles of Distributed Computing, pp. 240-248. ACM Press, New York (2005)