-
1
-
-
28444494370
-
Unbounded transactional memory
-
C. S. Ananian, K. A. amd Bradley C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded Transactional Memory. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 316-327, 2005.
-
(2005)
Proceedings of the 11th International Symposium on High-Performance Computer Architecture
, pp. 316-327
-
-
Ananian, C.S.1
Amd Bradley, K.A.2
Kuszmaul, C.3
Leiserson, C.E.4
Lie, S.5
-
2
-
-
34547403150
-
Hybrid transactional memory
-
P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid Transactional Memory. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 336-346, 2006.
-
(2006)
Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems
, pp. 336-346
-
-
Damron, P.1
Fedorova, A.2
Lev, Y.3
Luchangco, V.4
Moir, M.5
Nussbaum, D.6
-
4
-
-
6344219523
-
Practical lock-freedom
-
Cambridge University Computer Laboratory
-
K. Fraser and T. Harris. Practical Lock-Freedom. Technical Report UCAM-CL-TR-579, Cambridge University Computer Laboratory, 2004.
-
(2004)
Technical Report UCAM-CL-TR-579
-
-
Fraser, K.1
Harris, T.2
-
5
-
-
4644359934
-
Transactional memory coherence and consistency
-
L. Hammond, V. Wong, M. Chen, B. Hertzberg, B. D. Carlstrom, J. D. Davis, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. InProceedings of the 31st Annual International Symposium on Computer Architecture, 2004.
-
(2004)
Proceedings of the 31st Annual International Symposium on Computer Architecture
-
-
Hammond, L.1
Wong, V.2
Chen, M.3
Hertzberg, B.4
Carlstrom, B.D.5
Davis, J.D.6
Prabhu, M.K.7
Wijaya, H.8
Kozyrakis, C.9
Olukotun, K.10
-
6
-
-
1442263994
-
Language support for lightweight transactions
-
T. Harris and K. Fraser. Language Support for Lightweight Transactions. In Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications, pages 388-402, 2003.
-
(2003)
Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications
, pp. 388-402
-
-
Harris, T.1
Fraser, K.2
-
7
-
-
31844442209
-
Composable memory transactions
-
T. Harris, S. Marlow, S. Peyton-Jones, and M. Herlihy. Composable memory transactions. In Proceedings of the 10th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 48-60, 2005.
-
(2005)
Proceedings of the 10th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 48-60
-
-
Harris, T.1
Marlow, S.2
Peyton-Jones, S.3
Herlihy, M.4
-
8
-
-
33746091701
-
Optimizing memory transactions
-
page to appear, June
-
T. Harris, M. Plesko, A. Shinnar, and D. Tarditi. Optimizing Memory Transactions. In ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation, page to appear, June 2006.
-
(2006)
ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation
-
-
Harris, T.1
Plesko, M.2
Shinnar, A.3
Tarditi, D.4
-
10
-
-
1142293109
-
Software transactional memory for dynamic-sized data structures
-
M. Herlihy, V. Luchangco, M. Moir, and I. William N. Scherer. Software Transactional Memory for Dynamic-sized Data Structures. In Proceedings of the 22nd Annual Symposium on Principles of Distributed Computing, pages 92-101, 2003.
-
(2003)
Proceedings of the 22nd Annual Symposium on Principles of Distributed Computing
, pp. 92-101
-
-
Herlihy, M.1
Luchangco, V.2
Moir, M.3
William, I.4
Scherer, N.5
-
12
-
-
34247275248
-
McRT-Malloc: A scalable transactional memory allocator
-
R. L. Hudson, B. Saha, A.-R. Adl-Tabatabai, and B. Hertzberg. McRT-Malloc: A Scalable Transactional Memory Allocator. In Proceedings of the 5th International Symposium on Memory Management, pages 74-83, 2006.
-
(2006)
Proceedings of the 5th International Symposium on Memory Management
, pp. 74-83
-
-
Hudson, R.L.1
Saha, B.2
Adl-Tabatabai, A.-R.3
Hertzberg, B.4
-
13
-
-
20344374162
-
Niagara: A 32-way multithreaded sparc processor
-
DOI 10.1109/MM.2005.35
-
P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way Multithreaded Sparc Processor. IEEE Micro, 25(2):21-29, 2005. (Pubitemid 40784326)
-
(2005)
IEEE Micro
, vol.25
, Issue.2
, pp. 21-29
-
-
Kongetira, P.1
Aingaran, K.2
Olukotun, K.3
-
15
-
-
33646424554
-
Design tradeoffs in modern software transactional memory systems
-
October
-
V. J. Marathe, W. N. Scherer III, and M. L. Scott. Design Tradeoffs in Modern Software Transactional Memory Systems. In Proceedings of the 7th Workshop on Languages, Compilers, and Run-time Support for Scalable Systems, October 2004.
-
(2004)
Proceedings of the 7th Workshop on Languages, Compilers, and Run-time Support for Scalable Systems
-
-
Marathe, V.J.1
Scherer III, W.N.2
Scott, M.L.3
-
17
-
-
38049022459
-
Lowering the overhead of nonblocking software transactional memory
-
V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. S. Ill, and M. L. Scott. Lowering the overhead of nonblocking software transactional memory. In the 1st ACM SIGPLAN Workshop on Transactional Computing, 2006.
-
(2006)
The 1st ACM SIGPLAN Workshop on Transactional Computing
-
-
Marathe, V.J.1
Spear, M.F.2
Heriot, C.3
Acharya, A.4
Eisenstat, D.5
Sco III, W.N.6
Scott, M.L.7
-
18
-
-
33748873605
-
LogTM: Log-based transactional memory
-
K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based Transactional Memory. In Proceedings of the 12th Annual International Symposium on High Performance Computer Architecture, pages 258-269, 2006.
-
(2006)
Proceedings of the 12th Annual International Symposium on High Performance Computer Architecture
, pp. 258-269
-
-
Moore, K.E.1
Bobba, J.2
Moravan, M.J.3
Hill, M.D.4
Wood, D.A.5
-
20
-
-
35348903787
-
MetaTM/TxLunix: Transactional Memory for an Operating System
-
H. E. Ramadan, C. J. Rossbach, D. E. Porter, O. S. Hofmann, A. Bhandari, and E. Witchel. MetaTM/TxLunix: Transactional Memory for an Operating System. In Proceedings of the 34th International Symposium on Computer Architecture, pages 92-103, 2007.
-
(2007)
Proceedings of the 34th International Symposium on Computer Architecture
, pp. 92-103
-
-
Ramadan, H.E.1
Rossbach, C.J.2
Porter, D.E.3
Hofmann, O.S.4
Bhandari, A.5
Witchel, E.6
-
22
-
-
33751032129
-
McRT-STM: A High Performance Software Transactional Memory System for a Multi-Core Runtime
-
B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: A High Performance Software Transactional Memory System for a Multi-Core Runtime. In Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 187-197, 2006.
-
(2006)
Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
, pp. 187-197
-
-
Saha, B.1
Adl-Tabatabai, A.-R.2
Hudson, R.L.3
Minh, C.C.4
Hertzberg, B.5
-
25
-
-
67650091971
-
Enforcing isolation and ordering in STM
-
T. Shpeisman, V. Menon, A.-R. Adl-Tabatabai, S. Balensiefer, D. Grossman, R. L. Hudson, K. F. Moore, and B. Saha. Enforcing Isolation and Ordering in STM. In Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 78-88, 2007.
-
(2007)
Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation
, pp. 78-88
-
-
Shpeisman, T.1
Menon, V.2
Adl-Tabatabai, A.-R.3
Balensiefer, S.4
Grossman, D.5
Hudson, R.L.6
Moore, K.F.7
Saha, B.8
-
26
-
-
35448967002
-
-
Technical Report TR 915, Department of Computer Science, University of Rochester
-
M. F. Spear, V. J. Marathe, L. Dalessandro, and M. L. Scott. Privatization Techniques for Software Transactional Memory. Technical Report TR 915, Department of Computer Science, University of Rochester, 2007.
-
(2007)
Privatization Techniques for Software Transactional Memory.
-
-
Spear, M.F.1
Marathe, V.J.2
Dalessandro, L.3
Scott, M.L.4
-
28
-
-
34547670719
-
Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language
-
C. Wang, W.-Y. Chen, Y. Wu, B. Saha, and A.-R. Adl-Tabatabai. Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language. In Proceedings of the 5th International Symposium on Code Generation and Optimization, pages 34-48, 2007.
-
(2007)
Proceedings of the 5th International Symposium on Code Generation and Optimization
, pp. 34-48
-
-
Wang, C.1
Chen, W.-Y.2
Wu, Y.3
Saha, B.4
Adl-Tabatabai, A.-R.5
|