Transaction Execution: Toward Reliable, High-Performance Multithreading

IEEE Micro

Volumn 23, Issue 6, 2003, Pages 117-125

  Rajwar, Ravi ^a   Goodman, James ^b  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; DATA PROCESSING; DATABASE SYSTEMS; FAILURE ANALYSIS; SEMANTICS; SERVERS; SYNCHRONIZATION; WORLD WIDE WEB;

MULTITHREADING; TRANSACTIONAL LOCK REMOVAL (TLR);

MULTIPROGRAMMING;

EID: 10744228669     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2003.1261395     Document Type: Review

References (15)

1. R. Rajwar and J.R. Goodman, "Transactional Lock-Free Execution of Lock-Based Programs," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS 02), ACM Press, 2002, pp. 5-17.
2. R. Rajwar and J.R. Goodman, "Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution," Proc. 34th Int'l Symp. Microarchitecture (MICRO-34), IEEE CS Press, 2001, pp. 294-305.
3. G.M. Amdahl, G.A. Blaauw, and P.P. Brooks Jr., "Architecture of the IBM System/360," IBM J, Research and Development, Apr. 1964, pp. 87-101.
4. L. Rudolph and Z. Segall, "Dynamic Decentralized Cache Schemes for MIMD Parallel Processors," Proc. Int'l Symp. Computer Architecture (ISCA 84), ACM Press, 1984, pp. 340-347.
5. J.R. Goodman, M.K. Vernon, and P.J. Woest, "Efficient Synchronization Primitives for Large-Scale Cache-Coherent Shared-Memory Multiprocessors," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS 89), ACM Press, 1989, pp. 64-75.
6. T.E. Anderson, "The Performance Implications of Spin-Waiting Alternatives for Shared-Memory Multiprocessors," Proc. Int'l Conf. Parallel Processing, vol. II (software), IEEE CS Press, 1989, pp. 170-174.
7. J.M. Mellor-Crummey and M.L. Scott, "Synchronization without Contention," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS 91), ACM Press, 1991, pp. 269-278.
8. K. Gharachorloo, A. Gupta, and J.L. Hennessy, "Two Techniques to Enhance the Performance of Memory Consistency Models," Proc. Int'l Conf. Parallel Processing, IEEE CS Press, 1991, pp. 355-364.
9. J.F. Martínez and J. Torrellas, "Speculative Synchronization: Applying Thread-Level Speculation to Explicitly Parallel Applications," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS 02), ACM Press, 2002, pp. 18-29.
10. A. Kägi, D. Burger, and J.R. Goodman, "Efficient Synchronization: Let Them Eat QOLB," Proc. Int'l Symp. Computer Architecture (ISCA 97), IEEE CS Press, 1997, pp. 170-180.
11. M. Herlihy, "Wait-Free Synchronization," ACM Trans. Programming Languages and Systems, vol. 13, no. 1, Jan. 1991, pp. 124-129.
12. M. Herlihy and J.E.B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures," Proc. Int'l Symp. Computer Architecture (ISCA 93), ACM Press, 1993, pp. 289-300.
13. J. M. Stone et al., "Multiple Reservations and the Oklahoma Update," IEEE Parallel & Distributed Technology, vol. 1, no. 6, Nov. 1993, pp. 58-71.
14. R. Rajwar, "Speculation-Based Techniques for Transactional Lock-Free Execution of Lock-Based Programs," PhD dissertation, CS Dept., Univ. of Wisconsin-Madison, 2002.
15. R. Rajwar and P.A. Bernstein, "Atomic Transactional Execution in Hardware: A New High-Performance Abstraction for Databases," Int'l Workshop High-Performance Transaction Systems, 2003 (position paper); http://research.sun.com/hpts2003/.