The limits of Software Transactional Memory (STM): Dissecting Haskell STM applications on a many-core environment

Conference on Computing Frontiers - Proceedings of the 2008 Conference on Computing Frontiers, CF'08

Volumn , Issue , 2008, Pages 67-78

  Perfumo, Cristian ^a   Sönmez, Nehir ^a   Stipic, Srdjan ^a   Unsal, Osman ^a   Cristal, Adrián ^a   Harris, Tim ^b   Valero, Mateo ^a  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b MICROSOFT RESEARCH   (United Kingdom)

Author keywords

Haskell; Instrumentation; Transactional Memory

Indexed keywords

APPLICATIONS; COMPUTER PROGRAMMING; COMPUTER PROGRAMMING LANGUAGES; FUNCTIONAL PROGRAMMING; INSTRUMENTS; STORAGE ALLOCATION (COMPUTER);

BENCHMARK APPLICATIONS; FUNCTIONAL PROGRAMMING LANGUAGES; HARDWARE PERFORMANCES; HASKELL; INSTRUMENTATION; MANY CORES; MULTI-PROCESSORS; PERFORMANCE METRICS; RAW DATUMS; RUNTIME DATUMS; TRANSACTIONAL BEHAVIORS; TRANSACTIONAL MEMORY;

BENCHMARKING;

EID: 56749158662     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1366230.1366241     Document Type: Conference Paper

References (25)

1. Haskell official site: http://www.haskell.org.
2. Sgi numalink interconnect fabric: http://www.sgi.com/products/servers/ altix/numalink.html.
3. K. Albayraktaroglu, A. Jaleel, X. Wu, M. Franklin, B. Jacob, C.-W. Tseng, and D. Yeung. Biobench: A benchmark suite of bioinformatics applications. In Procs. of ISPASS 2005. Mar 2005.
4. J. Bobba, K. E. Moore, H. Volos, L. Yen, M. D. Hill, M. M. Swift, and D. A. Wood. Performance pathologies in hardware transactional memory. ISCA, pages 81-91. ACM, 2007.
5. S. Browne, J. Dongarra, N. Garner, G. Ho, and P. Mucci. A portable programming interface for performance evaluation on modern processors. The International Journal of High Performance Computing Applications, 14(3):189-204, Fall 2000.
6. C. Cao Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In Procs. of the 3th ISCA. Jun 2007.
7. J. Chung, H. Chafi, C. Cao Minh, A. McDonald, B. D. Carlstrom, C. Kozyrakis, and K. Olukotun. The common case transactional behavior of multithreaded programs. In 12th HPCA. Feb 2006.
8. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. In Procs. of the 12th ASPLOS. pages 336-346, 2006.
9. H. Daume III. Yet another haskell tutorial. In www.cs.utah.edu/hal/ docs/daume02yaht.pdf. 2002-2006.
10. T. Fruhwirth. Parallelizing union-find in constraint handling rules using confluence. In 21st Conference on Logic Programming ICLP. Oct 2005.
11. R. Guerraoui, M. Kapalka, and J. Vitek. STMBench7: A benchmark for software transactional memory. In Procs. of EuroSys2007, 315-324. ACM, Mar 2007.
12. T. Harris, S. Marlow, S. P. Jones, and M. Herlihy. Composable memory transactions. In PPoPP'05, Chicago, Illinois, June 2005.
13. M. Herlihy and J. E. B. Moss. Transactional memory: Architectural support for lock-free data structures. In Procs. of the Twentieth Annual ISCA, 1993.
14. rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 295-308, St. Petersburg Beach, Florida, 21-24 1996.
15. E. S. L. Lam and M. Sulzmann. A concurrent constraint handling rules implementation in haskell with software transactional memory. In DAMP'07. Jan 2007.
16. J. R. Larus and R. Rajwar. Transactional Memory. Morgan and Claypool, 2006.
17. L. Man-Lap, R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The alpbench benchmark suite for complex multimedia applications. In Procs. of IISWC-2005. Oct 2005.
18. C. McNairy and R. Bhatia. Montecito: A dual-core, dual-thread itanium processor. IEEE Micro, 25(2): 10-20, 2005.
19. R. Narayanan, B. Özisikyilmaz, J. Zambreno, G. Memik, and A. N. Choudhary. Minebench: A benchmark suite for data mining workloads. In IISWC, pages 182-188. IEEE, 2006.
20. N. Nethercote and A. Mycroft. The cache behaviour of large lazy functional programs on stock hardware. In Procs. of the ACM SIGPLAN Workshop on Memory System, Performance. ACM Press, 2002.
21. W. Partain. The nofib benchmark suite of haskell programs. In Workshops in Computing, Springer Verlag. 1993.
22. R. Rajwar and J. R. Goodman. Speculative lock elision: Enabling highly concurrent multithreaded execution. In Procs. of the 34th International Symposium on Microarchitecture, 294-305. Dec 2001.
23. N. Shavit and D. Touitou. Software transactional memory. In Symposium on Principles of Distributed Computing, pages 204-213, 1995.
24. T. Skare and C. Kozyrakis. Early release: Friend or foe? In Workshop on Transactional Memory Workloads. Jun 2006.
25. N. Sonmez, C. Perfumo, S. Stipic, A. Cristal, O. Unsal., and M. Valero. Unreadtvar: Extending haskell software transactional memory for performance. In TFP 2007. Apr 2007.