An effective hybrid transactional memory system with strong isolation guarantees

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 69-80

  Minh, Chi Cao ^a   Trautmann, Martin ^a   Chung, Jaewoong ^a   McDonald, Austen ^a   Bronson, Nathan ^a   Casper, Jared ^a   Kozyrakis, Christos ^a   Olukotun, Kunle ^a  

^a Stanford University   (United States)

Author keywords

Multi core architectures; Parallel programming; Strong isolation; Transactional memory

Indexed keywords

MULTI-CORE ARCHITECTURES; STRONG ISOLATION; TRANSACTIONAL MEMORY;

COMPUTER SOFTWARE; DATA REDUCTION; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; PARALLEL PROGRAMMING;

DATA STORAGE EQUIPMENT;

EID: 35348853739     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250673     Document Type: Conference Paper

References (27)

1. A. Adl-Tabatabai, C. Kozyrakis, and B. Saha. Unlocking Concurrency: Multi-core programming with Transactional Memory. ACM Queue, 4(10), Dec. 2006.
2. A.-R. Adl-Tabatabai, B. Lewis, V. Menon, B. R. Murphy, B. Saha, and T. Shpeisman. Compiler and Runtime Support for Efficient Software Transactional. Memory. In the Proceedings of the 2006 Conference on Programming Language Design and Implementation (PLDI), Ottawa, Canada, June 2006.
3. B. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Communications of ACM, 13(7), July 1970.
4. C. Blundell, E. C. Lewis, and M. M. K. Martin. Subtleties of Transactional Memory Atomicity Semantics. IEEE Computer Architecture Letters, 5(2), July 2006.
5. L. Ceze, J. Tuck, J. Torrellas, and C. Cascaval. Bulk Disambiguation of Speculative Threads in Multiprocessors. In the Proceedings of the 33rd Intl. Symposium on Computer Architecture (ISCA), June 2006.
6. H. Chafi, J. Casper, B. D. Carlstrom, A. McDonald, C. Cao Minh, W. Baek, C. Kozyrakis, and K. Olukotun. A Scalable, Non-blocking Approach to Transactional Memory. In the Proceedings of the 13th Intl. Symposium on High Performance Computer Architecture (HPCA). Phoenix, AZ, Feb. 2007.
7. W. Chuang, S. Narayanasamy, G. Venkatesh, J. Sampson., M. V. Biesbrouck, G. Pokam, O. Colavin, and B. Calder. Unbounded Page-Based Transactional Memory. In the Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). San Jose, CA, Oct. 2006.
8. J. Chung, C. Cao Minh, A. McDonald, H. Chafi, B. D. Carlstrom, T. Skare, C. Kozyrakis, and K. Olukotun. Tradeoffs in Transactional Memory Virtualization. In the Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). San. Jose, CA, Oct. 2006.
9. J. Chung, H. Chafi, C. Cao Minh, A. McDonald, B. D. Carlstrom, C. Kozyrakis, and K. Olukotun. The Common Case Transactional Behavior of Multithreaded Programs. In the Proceedings of the 12th Intl. Conference on High-Performance Computer Architecture (HPCA), Austin, TX, Feb. 2006.
10. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. In the Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose, CA, Oct. 2006.
11. D. Dice, O. Shalev, and N. Shavit. Transactional Locking II. In the Proceedings of the 20th Intl. Symposium on Distributed Computing (DISC), Stockholm, Sweden, Sept. 2006.
12. D. Dice and N. Shavit. Understanding Tradeoffs in Software Transactional Memory. In the Proceedings of the Intl. Symposium on Code Generation and Optimization (CGO), San Jose, CA, Mar. 2007.
13. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. In the Proceedings of the 31st Intl. Symposium on Computer Architecture (ISCA), Munich, Germany, June 2004.
14. T. Harris and K. Fraser. Language Support for Lightweight Transactions. In the Proceedings of the 18th Conference on Object-oriented Programing, Systems, Languages, and Applications (OOPSLA), Anaheim, CA, Oct. 2003.
15. T. Harris, M. Plesko, A. Shinnar, andD. Tarditi. Optimizing Memory Transactions. In the Proceedings of the Conference on Programming Language Design and Implementation (PLDI), Ottawa, Canada, June 2006.
16. M. Herlihy and J. E. B. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. In the Proceedings of the 20th Intl. Symposium on Computer Architecture (ISCA), San Diego, CA, May 1993.
17. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid Transactional Memory. In the Proceedings of the 11th Symposium on Principles and Practice of Parallel Programming (PPoPP), New York, NY, Mar. 2006.
18. J. Larus and R. Rajwar. Transactional Memory. Morgan Claypool Synthesis Series, 2007.
19. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer, and M. L. Scott. Lowering the Overhead of Nonblocking Software Transactional Memory. In the Proceedings of the 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Ottawa, Canada, June 2006.
20. A. McDonald, J. Chung, B. D. Carlstrom, C. Cao Minh, H. Chafi, C. Kozyrakis, and K. Olukotun. Architectural Semantics for Practical Transactional Memory. In the Proceedings of the 33rd Intl. Symposium on Computer Architecture (ISCA), Bostom, MA, June 2006.
21. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-Based Transactional Memory. In the Proceedings of the 12th Intl. Conference on High-Performance Computer Architecture (HPCA), Austin, TX, Feb. 2006.
22. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing Transactional Memory. In the Proceedings of the 32nd Intel. Symposium on Computer Architecture (ISCA), Madison, WI, June 2005.
23. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. Cao Minh, and B. Hertzberg. A High Performance Software Transactional Memory System For A Multi-Core Runtime. In the Proceedings of the 11th Symposium on Principles and practice of Parallel Programming (PPoPP), New York, NY, Mar. 2006.
24. B. Saha, A.-R. Adl-Tabatabai, and Q. Jacobson. Architectural Support for Software Transactional Memory. In the Proceedings of the 39th Intl. Symposium on Microarchitecture (MICRO), Orlando, FL, Dec. 2006.
25. T. Shpeisman, V. Menon, A.-R. Adl-Tabatabai1, S. Balensiefer, D. Grossman, R. L. Hudson, K. Moore, and B. Saha. Enforcing Isolation and Ordering in STM. In the Proceedings of the 2007 Conference on Programming Language Design and Implementation (PLDI), Mar. 2007.
26. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, June 1995.
27. L. Yen, J. Bobba, M. R. Marty, K. E. Moore, H. Volos, M. D. Hill, M. M. Swift, and D. A. Wood. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In the Proceedings of the 13th Intl. Symposium on High Performance Computer Architecture (HPCA), Feb. 2007.