LogTM-SE: Decoupling hardware transactional memory from caches

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 261-272

  Yen, Luke ^a   Bobba, Jayaram ^a   Marty, Michael R ^a   Moore, Kevin E ^a   Volos, Haris ^a   Hill, Mark D ^a   Swift, Michael M ^a   Wood, David A ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE ARRAYS; EAGER CONFLICT DETECTION; HARDWARE TRANSACTIONAL MEMORY (HTM); LOGTM SIGNATURE EDITION (LOGTM-SE);

COMPUTER HARDWARE; COMPUTER SOFTWARE; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

CACHE MEMORY;

EID: 34547683554     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346204     Document Type: Conference Paper

References (32)

1. Alaa R. Alameldeen, Milo M. K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50-57, Feb. 2003.
2. Alaa R. Alameldeen and David A. Wood. Variability in Architectural Simulations of Multi-threaded Workloads. In Proc. of the Ninth IEEE Symp. on High-Performance Computer Architecture, pages 7-18, Feb. 2003.
3. C. Scott Ananian, Krste Asanovic, Bradley C. Kuszmaul, Charles E. Leiserson, and Sean Lie. Unbounded Transactional Memory. In Proc. of the Eleventh IEEE Symp. on High-Performance Computer Architecture, Feb. 2005.
4. Burton H. Bloom. Space/Time Trade-offs in Hash Coding with Allowable Errors. Communications of the ACM, 13(7):422-426, July 1970.
5. Colin Blundell, E Christopher Lewis, and Milo M.K. Martin. Deconstructing Transactional Semantics: The Subtleties of Atomicity. In Workshop on Duplicating Deconstructing and Debunking (WDDD), June 2005.
6. Colin Blundell, E Christopher Lewis, and Milo M.K. Martin. Unrestricted Transactional Memory: Supporting I/O and System Calls within Transactions. Technical Report TR-CIS-06-09, University of Pennsylvania, June 2006.
7. Luis Ceze, James Tuck, Calin Cascaval, and Josep Torrellas. Bulk Disambiguation of Speculative Threads in Multiprocessors. In Proc of the 33nd Annual International Symp. on Computer Architecture, June 2006.
8. Weihaw Chuang, Satish Narayanasmy, Ganesh Venkatesh, Jack Sampson, Michael Van Biesbrouck, Gilles Pokam, Osvaldo Colavin, and Brad Calder. Unbounded Page-Based Transactional Memory. In Proc. of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
9. JaeWoong Chung, Chi Cao Minh, Austen McDonald, Hassan Chafi, Brian D. Carlstrom, Travis Skare, Christos Kozyrakis, and Kunle Olukotun. Tradeoffs in Transactional Memory Virtualization. In Proc of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
10. Peter Damron, Alexandra Fedorova, Yossi Lev, Victor Luchango, Mark Moir, and Daniel Nussbaum. Hybrid Transactional Memory. In Proc. of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
11. Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, and Kunle Olukotun. Transactional Memory Coherence and Consistency. In Proc. of the 31st Annual International Symp. on Computer Architecture, June 2004.
12. Tim Harris and Keir Fraser. Language support for lightweight transactions. In Proc. of the 18th SIGPLAN Conference on Object-Oriented Programming, Systems, Languages and Application (OOPSLA), Oct. 2003.
13. Tim Harris, Simon Marlow, Simon Peyton Jones, and Maurice Herlihy. Composable Memory Transactions. In Proc. of the 17th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPOPP), June 1991.
14. Maurice Herlihy, Victor Luchangco, Mark Moir, and William Scherer III. Software Transactional Memory for Dynamic-Sized Data Structures. In Twenty-Second ACM Symp. on Principles of Distributed Computing Boston, Massachusetts, July 2003.
15. Maurice Herlihy and J. Eliot B. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. In Proc. of the 20th Annual International Symp. on Computer Architecture, pages 289-300, May 1993.
16. Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kundu, and Anthony Nguyen. Hybrid Transactional Memory. In Proc. of the Eleventh ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPoPP), pages 209-220, Mar. 2006.
17. Peter S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, Feb. 2002.
18. Milo M.K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, and David A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, pages 92-99, Sept. 2005.
19. Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, and David A. Wood. LogTM: Log-Based Transactional Memory. In Proc of the Twelfth IEEE Symp. on High-Performance Computer Architecture, pages 258-269, Feb. 2006.
20. Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore, Luke Yen, Mark D. Hill, Ben Liblit, Michael M. Swift, and David A. Wood. Supporting Nested Transactional Memory in LogTM. In Proc. of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 359-370, Oct. 2006.
21. Andreas Moshovos, Gokhan Memik, Babak Falsafi, and Alok Choudhary. JETTY: Filtering Snoops for Reduced Power Consumption in SMP Servers. In Proc. of the Seventh IEEE Symp. on High-Performance Computer Architecture, Jan. 2001.
22. J. Elliot B. Moss. Nested transactions: an approach to reliable distributed computing. PhD thesis, Massachusetts Institute of Technology, 1981.
23. Andreas Nowatzyk, Gunes Aybay, Michael Browne, Edmund Kelly, and Michael Parkin. The S3.mp Scalable Shared Memory Multiprocessor. In Proc. of the International Conference on Parallel Processing, volume I, pages 1-10, Aug. 1995.
24. Jih-Kwon Peir, Shih-Chang Lai, Shih-Lien Lu, Jared Stark, and Konrad Lai. Bloom Filtering Cache Misses for Accurate Data Speculation and Prefetching. In Proc. of the 2002 International Conference on Supercomputing, pages 189-198, June 2002.
25. Ravi Rajwar, Maurice Herlihy, and Konrad Lai. Virtualizing Transactional Memory. In Proc. of the 32nd Annual International Symp. on Computer Architecture, June 2005.
26. Simha Sethumadhavan, Rajagopalan Desikan, Doug Burger, Charles R. Moore, and Stephen W. Keckler. Scalable Hardware Memory Disambiguation for High ILP Processors. In Proc. of the 36th Annual IEEE/ ACM International Symp. on Microarchitecture, Dec. 2003.
27. Nir Shavit and Dan Touitou. Software Transactional Memory. In Fourteenth ACM Symp. on Principles of Distributed Computing Ottawa, Ontario, Canada, pages 204-213, Aug. 1995.
28. Sleepycat Software. Sleepycat Software: Berkeley DB Database, http:// www.sleepycat.com.
29. Andrew Tucker, Bart Smaalders, Dave Singleton, and Nicolai Kosche. Method and apparatus for execution and preemption control of computer process entities, 1999. U.S. Patent 5,937,187.
30. Gerhard Weikum and Hans-Jorg Schek. Concepts and Applications of Multilevel Transactions and Open Nested Transactions. Morgan Kaufmann, 1992.
31. Wisconsin Multifecet GEMS Simulator, http://www.cs.wisc.edu/ gems/.
32. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. of the 22nd Annual International Symp. on Computer Architecture, pages 24-37, June 1995.