A lightweight in-place implementation for software thread-level speculation

Annual ACM Symposium on Parallelism in Algorithms and Architectures

Volumn , Issue , 2009, Pages 223-232

  Oancea, Cosmin E ^a   Mycroft, Alan ^a   Harris, Tim ^b  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b MICROSOFT RESEARCH   (United Kingdom)

Author keywords

Thread level speculation (TLS); roll back; read after write (RAW); Write after read (WAR); Write after write (WAW) dependencies

Indexed keywords

COMMON OPERATIONS; CORE MACHINES; IF THERE ARE; MULTIPLE ITERATIONS; OFF-THE-SHELF HARDWARES; PARALLEL LOOPS; PARALLEL PROGRAM; PARALLELIZED VERSION; READ-AFTER-WRITE; ROLL BACK; SEQUENTIAL PROGRAMS; SEQUENTIAL SEMANTICS; SOFTWARE THREADS; SPEED-UPS; STORAGE OVERHEAD; SYNCHRONISATION; THREAD LEVEL SPECULATION;

ALGORITHMS; EMBEDDED SYSTEMS; FENCES; MILITARY OPERATIONS; PROGRAM PROCESSORS; SEEBECK EFFECT; STRUCTURED PROGRAMMING;

SURVEYING INSTRUMENTS;

EID: 70449637866     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1583991.1584050     Document Type: Conference Paper

References (28)

1. V. S. Adve. An Integrated Compilation and Performance Analysis Environment for Data Parallel Programs. In Int. Conf. High Perf. Comp. (SC), Nov 1995.
2. L. Ceze, J. Tuck, C. Cascaval, and J. Torrellas. Bulk Disambiguation of Speculative Threads in Multiprocessors. In Int. Symp. Comp. Arch. (ISCA), Jun 2006.
3. M. K. Chen and K. Olukotun. Exploiting Method Level Parallelism in Single Threaded Java Programs. In Int. Conf. Par. Arch. and Comp. Tech. (PACT). Oct 1998.
4. M. K. Chen and K. Olukotun. The JRPM System for Dynamically Parallelizing Java Programs. In Int. Symp. Comp. Arch. (ISCA), Jun 2003.
5. M. Cintra and D. R. Llanos. Toward Efficient and Robust Software Speculative Parallelization on Multiprocessors. In Int. Symp. Princ. Pract. of Par. Prg. (PPoPP), Jun 2003.
6. F. Dang, H. Yu, and L. Rauchwerger. The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops. In Int. Par. Distr. Proc. Symp. (IPDPS), Apr 2002.
7. L. Hammond, M. Willey, and K. Olukotun. Data Speculation Support for a Chip Multiprocessor. In Int. Conf. Arch. Sup. Prg. Lang. Op. Sys. (ASPLOS), Oct 1998.
8. T. Harris, M. Plesko, A. Shinnar, and D. Tarditi. Optimizing Memory Transactions. In Int. Conf. Prg. Lang. Design Impl. (PLDI), Jun 2006.
9. Intel. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, chapter 7. In http://download.intel.com/ design/ processor/manuals/253668.pdf, Sep 2008.
10. I. H. Kazi and D. J. Lilja. Coarsed-Grained Thread Pipelining: A Speculative Parallel Execution Model for Shared-Memory Multiprocessors. IEEE Tran. Par. Distr. Sys., 12(9), Sep 2001.
11. S. W. Kim, Chong-Liang Ooi, R. Eigenmann, B. Falsafi, and T. N. Vijaykumar. Reference Idempotency Analysis: A Framework for Optimizing Speculative Execution. In Int. Symp. Princ. Pract. of Par. Prg. (PPoPP), Jun 2001.
12. F. Masdupuy. Array Operations Abstraction Using Semantic Analysis of Trapezoid Congruences. In Int. Conf. Supercomputing (ICS), Jul 1992.
13. C. E. Oancea and A. Mycroft. Set-Congruence Dynamic Analysis for Software TLS. In Lang. Comp. Par. Comp. (LCPC), Aug 2008.
14. C. E. Oancea and A. Mycroft. Software Thread-Level Speculation - An Optimistic Library Implementation. In Int. Worksh. Multi-Core Soft. Eng. (IWMSE), Jan 2008.
15. C. J. F. Pickett and C. Verbrugge. Software Thread Level Speculation for the Java Language and Virtual Machine Environment. In Lang. Comp. Par. Comp. (LCPC), Oct 2005.
16. L. Rauchwerger, and N. M. Amato, and D. A. Padua. A Scalable Method for Run-Time Loop Parallelization. In Int. Conf. Supercomputing (ICS), Jul 1995.
17. L. Rauchwerger and D. Padua. The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization. IEEE Trans. on Parallel and Distributed System, 10 No 2(2):160-199, Feb 1999.
18. P. Rundberg and P. Stenström. An All-Software Thread-Level Data Dependence Speculation System for Multiprocessors. The Journal of Instr.-Level Par., 1999.
19. S. Rus, M. Pennings, and L. Rauchwerger Sensitivity Analysis for Automatic Parallelization on Multi-Cores. In Int. Conf. Supercomputing (ICS), Jun 2007.
20. S. Rus, L. Rauchwerger, and J. Hoeflinger. Hybrid Analysis: Static & Dynamic Memory Reference Analysis. In Int. Journal of Par. Prg., 31(4), pages 251-283, Aug 2003.
21. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: a High Performance Software Transactional Memory System for a Multi-Core Runtime. In Int. Symp. Princ. Pract. of Par. Prg. (PPoPP), Mar 2006.
22. S. Sarkar, P. Sewell, F. Z. Nardelli, S. Owens, T. Ridge, T. Braibant, M. Myreen, and J. Alglave. The Semantics of X86-CC Multiprocessor Machine Code. In Int. Symp. Princ. of Prg. Lang. (POPL), Jan 2009.
23. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Int. Symp. Comp. Arch. (ISCA), Jun 1995.
24. J. G. Steffan, C. G. Colohan, A. Zhai, and T. Mowry. A Scalable Approach for Thread Level Speculation. In Int. Symp. Comp. Arch. (ISCA), Jun 2000.
25. M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliaro, and S. S. Tse The MAJC Architecture: A Synthesis of Parallelism and Scalability. In Symp. Microarch. (MICRO), Dec 2000.
26. A. Welc, S. Jagannathan, and A. Hosking. Safe Futures for Java. In Int. Conf. Obj.-Orien. Prg. Sys. Lang. Appl. (OOPSLA), Oct 2006.
27. A. Zhai, C. B. Colohan, J. G. Steffan, and T. C. Mowry. Compiler Optimization of Scalar Value Communication Between Speculative Threads. In Int. Conf. Arch. Sup. Prg. Lang. Op. Sys. (ASPLOS), Oct 2002.
28. C. Zilles and G. Sohi. Master/Slave Speculative Parallelization. In Symp. Microarch. (MICRO), Nov 2002.