The Transmeta Code Morphing™ Software: Using speculation, recovery, and adaptive retranslation to address real-life challenges

International Symposium on Code Generation and Optimization, CGO 2003

Volumn , Issue , 2003, Pages 15-24

  Dehnert, J C ^a   Grant, B K ^a   Banning, J P ^a   Johnson, R ^a   Kistler, T ^a   Klaiber, A ^a   Mattson, J ^a  

^a Transmeta Corporation   (United States)

Author keywords

Application software; Collision mitigation; Computer architecture; Design engineering; Hardware; Instruction sets; Microprocessors; Robustness; Runtime; VLIW

Indexed keywords

APPLICATION PROGRAMS; BINS; CODES (SYMBOLS); COMPUTER HARDWARE; HARDWARE; MICROPROCESSOR CHIPS; NETWORK COMPONENTS; ROBUSTNESS (CONTROL SYSTEMS); VERY LONG INSTRUCTION WORD ARCHITECTURE;

COLLISION MITIGATION; DESIGN ENGINEERING; INSTRUCTION SET; RUNTIMES; VLIW;

COMPUTER ARCHITECTURE;

EID: 84943385246     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2003.1191529     Document Type: Conference Paper

References (30)

1. Erik R. Altman, Kemal Ebcioglu, Michael Gschwind, and Sumedh Sathaye, "Advances and Future Challenges in Binary Translation and Optimization," Proc. of the IEEE, Special Issue on Microprocessor Architecture and Compiler Technology, Nov. 2001, pp. 1710-1722.
2. Erik R. Altman, David Kaeli, and Yaron Sheffer, "Welcome to the Opportunities of Binary Translation," IEEE Computer 33 (3), March 2000, pp. 40-45.
3. Vasanth Bala, Evelyn Duesterwald, and Sanjeev Banerjia, "Transparent Dynamic Optimization: The Design and Implementation of Dynamo," Tech. Report HPL-1999-78, HP Laboratories Cambridge, June 1999.
4. Vasanth Bala, Evelyn Duesterwald, and Sanjeev Banerjia, "DYNAMO: A Transparent Dynamic Optimization System," PLDI, June 2000, pp. 1-12.
5. John Banning, Peter H. Anvin, Benjamin Gribstad, David Keppel, Alex Klaiber, and Paul Serris, "Fine grain translation discrimination," US Patent 6,363,336, 26 March 2002.
6. Michael G. Burke et al., "The Jalapeno Dynamic Optimizing Compiler for Java," ACM 1999 Java Grande Conference, June 1999, pp. 129-141.
7. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, B. Yadavalli, and J. Yates, "FX!32: A Profile-Directed Binary Translator," IEEE Micro 18 (2), March/April 1998, pp. 56-64.
8. Robert F. Cmelik, David R. Ditzel, Edmund J. Kelly, Colin B. Hunter, et al, "Combining Hardware and Software to Provide an Improved Microprocessor," US Patent 6,031,992, Feb. 2000.
9. Robert F. Cmelik and David Keppel, "Shade: A Fast Instruction-set Simulator for Execution Profiling," Proc. Sigmetrics Conf. on Measurement and Modeling of Computer Systems, 1994, pp. 128-137.
10. Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, and Joseph A. Fisher, "DELI: A New Runtime Control Point," Proc. of MICRO-35, Nov. 2002.
11. th Annual Int'l Symp. on Computer Architecture, June 1997, pp. 26-37.
12. Kemal Ebcioglu, Erik R. Altman, Michael Gschwind, and Sumedh Sathaye, "Dynamic Binary Translation and Optimization," IEEE Trans. on Computers 50 (6), June 2001, pp. 529-548.
13. Stefan M. Freudenberger, Thomas R. Gross, and P. Geoffrey Lowney, "Avoidance and Suppression of Compensation Code in a Trace Scheduling Compiler," ACM Trans. On Programming Languages and Systems 16 (4), July 1994, pp. 1156-1214.
14. David M. Gallagher, William Y. Chen, Scott A. Mahlke, John C. Gyllenhaal, and Wen-mei W. Hwu, "Dynamic Memory Disambiguation Using the Memory Conflict Buffer," Proc. Sixth Int'l Conf. on ASPLOS, October 1994, pp. 183-193.
15. Michael Gschwind and Erik R. Altman, "Precise Exception Semantics in Dynamic Compilation," Proc. 2002 Symp. On Compiler Construction, April 2002, pp. 95-110.
16. Michael Gschwind, Erik R. Altman, Sumedh Sathaye, Paul Ledak, and David Appenzeller, "Dynamic and Binary Translation," IEEE Computer 33 (3), March 2000, pp. 54-59.
17. Colin Hunter and John Banning, "DOS at RISC," Byte Magazine, Nov. 1989, pp. 361-368.
18. Intel Corp., Intel IA-64 Architecture Software Developer's Manual, vol 1, Order #245317-001, January 2000.
19. Edmund J. Kelly, Robert F. Cmelik, and Malcolm J. Wing, "Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed," US Patent 5,832,205, Nov. 1998.
20. Alexander Klaiber, "The Technology Behind the Crusoe Processors," White Paper, http://www.transmeta.com/pdf/white-papers/paper-aklaiber-19jan00.pdf, Jan. 2000.
21. Gabriel M. Silberman and Kemal Ebcioglu, "An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures," IEEE Computer 26 (6), June 1993, pp. 39-56.
22. R. Sites, A. Chernoff, Kirk, M. Marks, and S. Robinson, "Binary Translation," Comm. ACM 36 (2), Feb. 1993, pp. 69-81.
23. Michael D. Smith, Mark Horowitz, and Monica S. Lam, "Efficient Superscalar Performance Through Boosting," Proc. 5th Int'l Conf. on ASPLOS, October 1992.
24. Frank G. Soltis, Inside the AS/400, Duke Press, 1997.
25. Standard Performance Evaluation Corp., "SPEC OSG Frequently Asked Questions," http://www.specbench.org/osg/faq/archive.
26. Sun Microsystems, "The Java Hotspot Performance Engine Architecture," http://java.sun.com/products/hotspot/whitepaper.html, April 1999.
27. Malcolm J. Wing and Godfrey P. D'Souza, "Gated store buffer for an advanced microprocessor," US Patent 6,011,908, Jan. 2000.
28. Byung-Sun Yang et al, "LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation," Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, Oct. 1999, pp. 128-138.
29. Frank Yellin and Tim Lindholm, The Java Virtual Machine Specification, Addison-Wesley, 1996.
30. Cindy Zheng and Carol Thompson, "PA-RISC to IA-64: Transparent Execution, No Recompilation," IEEE Computer 33 (3), March 2000, pp. 47-52.