Intermediate checkpointing with conflicting access prediction in transactional memory systems

IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM

Volumn , Issue , 2008, Pages

  Waliullah, M M ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ATOMIC PHYSICS; ATOMS; CHLORINE COMPOUNDS; COMPUTER NETWORKS; DISTRIBUTED PARAMETER NETWORKS; STORAGE ALLOCATION (COMPUTER);

ATOMIC BLOCKS; PARALLEL AND DISTRIBUTED PROCESSING; TRANSACTIONAL MEMORIES;

DATA STORAGE EQUIPMENT;

EID: 51049121604     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2008.4536249     Document Type: Conference Paper

References (18)

1. C. S. Ananian, K. Asanovi'c, B. C. Kuszmaul, C. E. Leiserson, and S. Lie, "Unbounded Transactional Memory", Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA'05), San Francisco, CA, pp. 316-327, February 2005.
2. M. C. Carlisle and A. Rogers, "Software caching and computation migration in Olden", Proceedings of the Symposium on Principles and Practice of Parallel Programming, pages 29-38, Santa Barbara, CA, July 1995.
3. rd International Symposium on Computer Architecture, pp. 216-226, Boston, MA, June, 2006.
4. st Annual International Symposium on Computer Architecture, pp. 102-113, München, Germany, June 19-23, 2004.
5. th International Symposium on Computer Architecture, pp. 289-300, 1993.
6. th Annual International Symposium on Computer Architecture, Jun. 2007.
7. th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSXII), pp. 359-370, 2006.
8. th Annual International Symposium on High Performance Computer Architecture (HPCA-12), Austin, TX February 11-15, 2006.
9. P.S. Magnusson, M. Christianson, J. Eskilson et al., "Simics: A full system simulation platform", IEEE Computer vol.35 no.2 (Feb.2002), pp.50-58.
10. A. McDonald, J. Chung, B. D. Carlstrom, C. C. Minh, H. Chafi, C. Kozyrakis, and K. Olukotun, "Architectural semantics for practical transactional memory", Proceedings of International Symposium on Computer Architecture, June 2006.
11. E. Moss and T. Hosking, "Nested Transactional Memory: Model and Preliminary Architecture Sketches", In OOPSLA Workshop on Synchronization and Concurrency in Object-Oriented Languages, Oct. 2005.
12. nd International Symposium on Computer Architecture, pp. 494-505, June 2005.
13. B. Saha, A. Adl-Tabatabai, and Q. Jacobson, "Architectural Support for Software Transactional Memory", Proceedings of the MICRO-39, Orlando, FL, December 2006.
14. th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '06), pp. 187-197, Mar 2006.
15. th Annual International Symposium on Computer Architecture, Jun 2007.
16. E. Vallejo, M. Galluzzi, A. Cristal, F. Vallejo, R. Beivide, P. Stenstrom, J. E. Smith, and M. Valero, "Implementing Kilo-Instruction Multiprocessors", Proceedings of the IEEE Conference on Pervasive Services, ICPS-05, Santorini, Greece, July, 2005.
17. nd International Symposium on Computer Architecture, pp. 24-36, Santa Margherita Ligure, Italy, June 1995.
18. J. F. Martinez and J. Torrellas, "Speculative Synchronization: Applying Thread-Level Speculation to Explicitly Parallel Applications", Proceedings of the ASPLOS X, CA, USA, 2002.