Hardware transactional memory supporting i/o operations within transactions

Proceedings - 10th IEEE International Conference on High Performance Computing and Communications, HPCC 2008

Volumn , Issue , 2008, Pages 85-92

  Yi, Liu ^a   Xin, Zhang ^b   He, Li ^b   Mingxiu, Li ^b   Depei, Qian ^a,b  

^a BEIHANG UNIVERSITY   (China)

^b XI'AN JIAOTONG UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; HIGH PERFORMANCE LIQUID CHROMATOGRAPHY; INFORMATION RETRIEVAL SYSTEMS;

BENCHMARK APPLICATIONS; BUFFER OVERFLOWS; CORE PROCESSORS; HARDWARE AND SOFTWARES; HARDWARE TRANSACTIONAL MEMORIES; I/O OPERATIONS; SIMULATION RESULTS; SYSTEM SUPPORTS;

STORAGE ALLOCATION (COMPUTER);

EID: 56349101210     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2008.71     Document Type: Conference Paper

References (14)

1. Maurice Herlihy, J. Eliot and B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures", Proc. 20th International Symposium on Computer Architecture, IEEE CS Press, 1993. pp. 289-300
2. Lance Hammond, Vicky Wong, Mike Chen, et.al, "Transactional Memory Coherence and Consistency", Proc. 31th International Symposium on Computer Architecture, IEEE CS Press, 2004. pp. 53-65
3. C. Scott Ananian, Krste Asanovic and Bradley C. Kuszmaul, et.al, "Unbounded Transactional Memory", Proc. 11th International Symposium on High-Performance Computer Architecture, IEEE CS Press, 2005. pp. 316-327
4. Rajwar, Ravi; Goodman, James R., "Transactional lock-free execution of lock-based programs", ACM Operating Systems Review, ACM Press 2002. Vol 36, No. 5.
5. K.E Moore, J. Bobba, M.J. Moravan, et.al, "LogTM: log-based transactional memory", Proc. 12th International Symposium on High-Performance Computer Architecture, IEEE CS Press, 2006. pp. 254-265
6. Njuguna Njoroge, Sewook Wee, Jared Casper, et.al, "Building and Using the ATLAS Transactional Memory System", Proc. 2nd Workshop on Architecture Research using FPGA Platforms (WARFP 2006), Feb 2006.
7. N. Shavit, and D. Touitou, "Software transactional memory", Proc. the 14th annual ACM symposium on Principles of distributed computing, ACM Press 1995. pp. 204-213
8. Bratin Saha, Ali-Reza Adl-Tabatabai, Richard L. Hudson, et.al, "McRT-STM: a high performance software transactional memory system for a multi-core runtime", Proc. 11th ACM SIGPLAN symposium on Principles and practice of parallel programming, ACM Press, 2006. pp. 187-197
9. Ali-Reza Adl-Tabatabai, Brian T. Lewis, Vijay Menon, et.al, "Compiler and runtime support for efficient software transactional memory", Proc. 2006 ACM SIGPLAN conference on Programming language design and implementation, ACM Press, 2006. pp. 26-37
10. Tim Harris, Simon Marlow, Simon Peyton Jones, et.al, "Composable memory transactions", Proceedings of the 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, ACM Press, 2005. pp. 48-60
11. Sanjeev Kumar, Michael Chu, Christopher J. Hughes, et.al, "Hybrid Transactional Memory", Proc. 11th ACM SIGPLAN symposium on Principles and practice of parallel programming, ACM Press, 2006. pp. 209-220
12. Ravi Rajwar, Maurice Herlihy and Konrad Lai, "Virtualizing Transactional Memory", Proc. 32th International Symposium on Computer Architecture, IEEE CS Press, 2005. pp.
13. Rachid Guerraoui, Maurice Herlihy and Bastian Pochon, "Toward a theory of transactional contention managers", Proc. 24th annual ACM SIGACT-SIGOPS symposium on Principles of distributed computing, July 2005.
14. Austen McDonald, Brian Carlstrom, and Jae Woong Chung, et.al, "Transactional memory: The hardware-software interface", IEEE Micro, IEEE CS Press, 2007. pp. 67-76