TokenTM: Efficient execution of large transactions with hardware transactional memory

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2008, Pages 127-138

  Bobba, Jayaram ^a   Goyal, Neelam ^a   Hill, Mark D ^a   Swift, Michael M ^a   Wood, David A ^a  

^a University of Wisconsin Madison

Author keywords

[No Author keywords available]

Indexed keywords

CONTEXT SWITCHING; DATABASE TRANSACTIONS; HARDWARE TRANSACTIONAL MEMORY; I/O OPERATIONS; INTERNATIONAL SYMPOSIUM; MEMORY BLOCKS; NEW MECHANISMS; PROGRAMMING MODELS; SHARED MEMORIES;

COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; MARKUP LANGUAGES; PARALLEL PROGRAMMING; STORAGE ALLOCATION (COMPUTER);

COMPUTER ARCHITECTURE;

EID: 52649149963     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2008.24     Document Type: Conference Paper

References (30)

1. C. Scott Ananian, Krste Asanovic, Bradley C. Kuszmaul, Charles E. Leiserson, and Sean Lie. Unbounded Transactional Memory. In Proc. of the 11th IEEE Symp. on High-Performance Computer Architecture, February 2005.
2. Luiz Andre Barroso, Kourosh Gharachorloo, Robert Mc-Namara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, and Ben Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proc. of the 27th Annual Intnl. Symp. on Computer Architecture, pages 282-293, June 2000.
3. Colin Blundell, Joe Devietti, E Christopher Lewis, and Milo M.K. Martin. Making the fast case common and the uncommon case simple in unbounded transactional, memory. In Proc. of the 34th Annual Intnl. Symp. on Computer Architecture, June 2007.
4. Colin Blundell, E Christopher Lewis, and Milo M. K. Martin. Subtleties of Transactional Memory Atomicity Semantics. IEEE Computer Architecture Letters, 5(2), November 2006.
5. Luis Ceze, James Tuck, Calm Cascaval, and Josep Torrellas. Bulk Disambiguation of Speculative Threads in Multiprocessors. In Proc. of the 33nd Annual Intnl. Symp. on Computer Architecture, June 2006.
6. David Chaiken, John Kubiatowicz, and Anant Agarwal. LimitLESS directories: A scalable cache coherence scheme. In ASPLOS-IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, pages 224-234, New York, NY, USA, 1991. ACM.
7. Weihaw Chuang, Satish Narayanasmy, Ganesh Venkatesh, Jack Sampson, Michael Van Biesbrouck, Gilles Pokam, Osvaldo Colavin, and Brad Calder. Unbounded Page-Based Transactional Memory. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, October 2006.
8. JaeWoong Chung, Chi Cao Minh, Austen McDonald, Hassan Chafi, Brian D. Carlstrom, Travis Skare, Christos Kozyrakis, and Kunle Olukotun. Tradeoffs in Transactional Memory Virtualization. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, October 2006.
9. Peter Damron, Alexandra Fedorova, Yossi Lev, Victor Luchango, Mark Moir, and Daniel Nussbaum. Hybrid Transactional Memory. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, October 2006.
10. Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, and Kunle Olukotun. Transactional Memory Coherence and Consistency. In Proc. of the 31st Annual Intnl. Symp. on Computer Architecture, June 2004.
11. Maurice Herlihy and J. Eliot B. Moss. Transactional Memory: Architectural. Support for Lock-Free Data Structures. In Proc. of the 20th Annual Intnl. Symp. on Computer Architecture, pages 289-300, May 1993.
12. Poonacha Kongetira, Kathirgamar Aingaran, and Kunle Olukotun. Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, 25(2):21-29, Mar/Apr 2005.
13. James R. Larus and Ravi Rajwar. Transactional Memory. Morgan. & Claypool Publishers, 2007.
14. Shan Lu, Soyeon Park, Eunsoo Seo, and Yuanyuan Zhou. Learning from Mistakes: A Comprehensive Study on Real World Concurrency Bug Characteristics. In Proc. of the 13th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, March 2008.
15. Milo M. K. Martin, Mark D. Hill, and David A. Wood. Token Coherence: Decoupling Performance and Correctness. In Proc. of the 30th Annual Intnl. Symp. on Computer Architecture, pages 182-193, June 2003.
16. Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, and David A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, pages 92-99, September 2005.
17. Richard McDougall, Jim Mauro, and Brendan Gregg. Solaris(TM) Performance and Tools: DTrace and MDB Techniques for Solaris 10 and OpenSolaris. Pearson Professional, 2006.
18. Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Austen Mcdonald, Nathan Branson, Jared Casper, Christos Kozyrakis, and Kunle Olukotun. An Effective Hybrid Transactional Memory System with Strong Isolation. Guarantees. In Proc. of the 34th Annual Intnl. Symp. on Computer Architecture, June 2007.
19. Kevin E. Moore. Log-Based Transactional Memory. PhD thesis, University of Wisconsin-Madison, 2007.
20. Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, and David A. Wood. LogTM: Log-Based Transactional Memory. In Proc. of the 12th IEEE Symp. on High-Performance Computer Architecture, pages 258-269, February 2006.
21. Andreas Nowatzyk, Gunes Aybay, Michael. Browne, Edmund Kelly, and Michael Parkin. The S3.mp Scalable Shared Memory Multiprocessor. In Proceedings of the International Conference on Parallel Processing, volume I, pages 1-10, August 1995.
22. Ravi Rajwar, Maurice Herlihy, and Konrad Lai. Virtualizing Transactional Memory. In Proc. of the 32nd Annual Intnl. Symp. on Computer Architecture, June 2005.
23. Bratin Sana, Ali-Reza Adl-Tabatabai, and Quinn Jacobson. Architectural Support for Software Transactional Memory. In Proc. of the 39th Annual IEEE/ACM International Symp. on Microarchitecture, December 2006.
24. Daniel Sanchez, Luke Yen, Mark D. Hill, and Karthikeyan Sankaralingam. Implementing Signatures for Transactional. Memory. In Proc. of the 40th Annual IEEE/ACM International Symp. on Microarchitecture, December 2007.
25. Arrvindh Shriraman, Virendra J. Marathe, Sandhya Dwarkadas, Michael L. Scott, David Eisenstat, Christopher Heriot, William N. Scherer III, and Michael F. Spear. Hardware Acceleration of Software Transactional Memory. In Proc. of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006.
26. F. G. Soltis. Inside the AS/400. Duke Press, second edition, 1997.
27. Wikipedia: The Free Encyclopedia. Luca Pacioli. http://en.wikipedia.org/ wiki/Luca_Pacioli.
28. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. of the 22nd Annual Intnl. Symp. on Computer Architecture, pages 24-37, June 1995.
29. Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E. Moore, Haris Volos, Mark D. Hill, Michael M. Swift, and David A. Wood. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In Proc. of the 13th IEEE Symp. on High-Performance Computer Architecture, pages 261-272, February 2007.
30. Craig Zilles and Ravi Rajwar. Brief Announcement: Transactional Memory and the Birthday Paradox. In 19th ACM Symposium on Parallelism in Algorithms and Architectures, June 2007.