Unbounded page-based transactional memory

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2006, Pages 347-358

  Chuang, Weihaw ^a   Narayanasamy, Satish ^a   Venkatesh, Ganesh ^a   Sampson, Jack ^a   Van Biesbrouck, Michael ^a   Pokam, Gilles ^a   Calder, Brad ^a,c   Colavin, Osvaldo ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b STMICROELECTRONICS   (Italy)

^c MICROSOFT   (United States)

Author keywords

Concurrency; Parallel programming; Transactional memory; Transactions; Virtual memory

Indexed keywords

CONFLICT DETECTION; TRANSACTION BOOKKEEPING; TRANSACTIONAL MEMORY;

COMPUTER HARDWARE; COMPUTER SYSTEMS PROGRAMMING; STORAGE ALLOCATION (COMPUTER); VIRTUAL REALITY;

PARALLEL PROCESSING SYSTEMS;

EID: 34547436851     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1168857.1168901     Document Type: Conference Paper

References (18)

1. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded transactional memory. In HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 316-327, Washington, DC, USA, 2005. IEEE Computer Society.
2. A. Chang and M. F. Mergen. 801 storage: Architecture and programming. ACM Transactions on Computer Systems, 6(1):28-50, 1988.
3. J. Chung, H. Chafi, C. C. Minh, A. McDonald, B. D. Carlstrom, C. Kozyrakis, and K. Olukotun. The common case transactional behavior of multithreaded programs. In HPCA '06: Proceedings of the 12th International Symposium on High-Performance Computer-Architecture., Washington, DC, USA, 2006. IEEE Computer Society.
4. C. Dubnicki and T. J. LeBlanc. Adjustable block size coherent caches. In Proceedings of the 19th International Symposium on Computer Architecture, Gold Coast, Australia, 1992.
5. J. N. Gray. Operating Systems: An Advanced Course, chapter Notes on Database Operating Systems, pages 393-481. Springer-Verlag, Berlin, 1978. R. Bayer, R. M. Graham, and G. Seegmuller, editors.
6. L. Hammond, B. D. Carlstrom, V. Wong, M. Chen, C. Kozyrakis, and K. Olukotun. Transactional coherence and consistency: Simplifying parallel hardware and software. Mico's Top Picks, IEEE Micro, 24(6), nov/dec 2004.
7. L. Hammond, B. D. Carlstrom, V. Wong, B. Hertzberg, M. Chen, C. Kozyrakis, and R. Olukotun. Programming with transactional coherence and consistency (tec). In ASPLOS-XI: Proceedings of the 11th international conference on Architectural, support for pmgramming languages and operating systems, pages 1-13, New York, NY, USA, 2004. ACM Press.
8. L. Hammond, M. Willey, and R. Olukotun. Data speculation, support for a chip multiprocessor. ACM SIGOPS Operating Systems Review, 32(5):58-69, 1998.
9. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. R. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In Proceedings of the 31st Annual International Symposium on Computer Architecture, page 102. IEEE Computer Society, Jun 2004.
10. T. Harris, M. Plesko, A. Shinnar, and D. Tarditi. Optimizing memory transactions. In PLDI-06 Programming Languages Design and Implementation, pages 14-25. ACM Press, 2006.
11. M. Herlihy and J. E. B. Moss. Transactional memory: architectural support for lock-free data structures. In ISCA '93: Proceedings of the 20th annual international symposium on Computer architecture, pages 289-300, New York, NY, USA, 1993. ACM Press.
12. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system, simulation platform. IEEE Computer, 35(2):50-58, 2002.
13. A. McDonald, J. Chung, H. Chafi, C. Cao Minh, B. D. Carlstrom, L. Hammond, C. Kozyrakis, and K. Olukotun. Characterization of tec on chip-multiprocessors. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, Sept 2005.
14. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. Logtm: Log-based transactional memory. In HPCA '06: Proceedings of the 12th International Symposium on High-Performance Computer-Architecture, Washington, DC, USA, 2006. IEEE Computer Society.
15. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing transactional memory. SIGARCH Comput. Archit. News, 33(2):494-505, 2005.
16. J. Torrellas, M. S. Lam, and J. L. Hennessy. False sharing and spatial locality in multiprocessor caches. IEEE Trans. Computers, 43(6):651-663, 1994.
17. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In 22nd Annual International Symposium on Computer Arvhitecture, pages 24-36. Association for Computing Machinery, 1995.
18. C. Zilles and L. Baugh. Extending hardware transactional memory to support non-busy waiting and nontransactional actions. In TRANSACT: First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2006.