Supporting legacy binary code in a software transaction compiler with dynamic binary translation and optimization

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4959 LNCS, Issue , 2008, Pages 291-306

  Wang, Cheng ^a   Ying, Victor ^a   Wu, Youfeng ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; CODES (STANDARDS); MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM COMPILERS; SECURITY OF DATA; STORAGE ALLOCATION (COMPUTER); TRANSLATION (LANGUAGES);

BINARY FUNCTIONS; COMPILER CONSTRUCTION; CONFERENCES (CHEMICAL INDUSTRY); CORE SYSTEMS; DYNAMIC BINARY TRANSLATION; DYNAMIC OPTIMIZATION; EFFICIENT SOLUTIONS; EUROPEAN; HARDWARE SUPPORTS; HEIDELBERG (CO); INTERNATIONAL CONFERENCES; OPTIMIZATION MODULE; PROGRAMMING MODELS; REAL-WORLD APPLICATIONS; RUN TIME; RUN-TIME INFORMATION; SOFTWARE-BASED; SOURCE CODING; THIRD PARTIES; TRANSACTIONAL MEMORY (TM);

CODES (SYMBOLS);

EID: 47249153631     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78791-4_20     Document Type: Conference Paper

References (20)

1. Adl-Tabatabai, A., Lewis, B.T., Menon, V.S., Murphy, B.M., Saha, B.: T. Compiler and runtime support for efficient software transactional memory. In: PLDI 2006 (2006)
2. Adl-Tabatabai, et al.: Hw Acceleration For a Software Transactional Memory System. In: Micro 2006 (2006)
3. Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: 11th International Symposium on High-Performance Computer Architecture, 2005. HPCA-11, February 12-16, 2005, pp. 316-327 (2005)
4. Baraz, L., Devor, T., Etzion, O., Goldenberg, S., Skaletsky, A., Wang, Y., Zemach, Y.: IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems. In: Micro-36 2003 (2003)
5. Blundell, C., Lewis, E.C., Martin, M.M.K.: Deconstructing Transactional Semantics: The Subtleties of Atomicity. In: Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD) (June 2005)
6. Blundell, C., Lewis, E.C., Martin, M.M.K.: Unrestricted Transactional Memory: Supporting I/O and System Calls within Transactions. Technical Report CIS-06-09, Department of Computer and Information Science, University of Pennsylvania, Philadelphia, PA (April 2006)
7. Wang, C., Chen, W., Wu, Y., Saha, B., Adl-babatabai, A.: Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language. In: CGO 2007 (2007)
8. Wang, C., Hu, S., Kim, H.-s., Nair, S., Breternitz Jr., M., Ying, Z., Wu, Y.: StarDBT: An Efficient Multi-platform Dynamic Binary Translation System. In: Choi, L., Paek, Y., Cho, S. (eds.) ACSAC 2007. LNCS, vol. 4697, pp. 4-15. Springer, Heidelberg (2007)
9. Borin, E., Wang, C., Wu, Y., Araujo, G.: Software-Based Transparent and Comprehensive Control-Flow Error Detection. In: CGO 2006 (2006)
10. Qin, F., Wang, C., Li, Z., Kim, H.-s., Zhou, Y., Wu, Y.: LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks. In: Micro-39 2006 (2006)
11. Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing Memory Transactions. In: PLDI 2006 (2006)
12. Herlihy, M., Luchango, V., Moir, M., Scherer, W.N.: Software Transactional Memory for Dynamic Sized Data Structures. In: PODC 2003 (2003)
13. Hosking, A., Moss, J.E.B.: Nested transactional memory: Model and preliminary Sketches SCOOL (2005)
14. Olszewski, M., Cutler, J., Steffan, J.G.: JudoSTM: A Dynamic Binary-Rewriting Approach to Software Transactional Memory. In: PACT 2007 (2007)
15. Moir, M.: Hybrid Transactional Memory. Sun Microsystems Technical Report
16. Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based Transactional Memory. In: HPCA 2006 (2006)
17. Wu, Q., Reddi, V.J., Wu, Y., Lee, J., Connors, D., Brooks, D., Martonosi, M., Clark, D.W.: Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance. In: Micro-38 2005(2005)
18. Rajwar, R., Herlihy, M., Lai, K.: Virtualizing Transactional Memory. In: Proc. of the 32nd Annual Intl. Symp. On Computer Architecture (June 2005)
19. Shavit, N., Tuitou, D.: Software Transactional Memory. In: PODC 1995(1995)
20. Correct and Consistent Transactional Memory System (submitted for publication)