JudoSTM: A dynamic binary-rewriting approach to software transactional memory

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 365-375

  Olszewski, Marek ^a   Cutler, Jeremy ^a   Steffan, J Gregory ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (STANDARDS); CODES (SYMBOLS); COMPUTER SOFTWARE; PARALLEL PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER); TURBO CODES;

CHIP MULTI-PROCESSORS; COMMODITY HARDWARE; COMPILATION TECHNIQUES; CONFLICT DETECTION; CRITICAL SOFTWARE; INTERNATIONAL CONFERENCES; LIBRARY FUNCTIONS; PARALLEL ARCHITECTURES; PARALLELIZING; PROGRAMMING MODELS; SOFTWARE TRANSACTIONAL MEMORY; SYSTEM CALLS; TRANSACTIONAL EXECUTION; TRANSACTIONAL MEMORY; UNOBSERVABLE; VALUE-BASED;

COMPUTER PROGRAMMING;

EID: 47849112591     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.4336226     Document Type: Conference Paper

References (26)

1. E. Berger, K. McKinley, R. Blumofe, and P. Wilson. Hoard: A scalable memory allocator for multithreaded applications. Technical report.
2. C. Blundell, E. C. Lewis, and M. M. K. Martin. Unrestricted transactional memory: Supporting i/o and system calls within transactions. Technical Report CIS-06-09, Department of Computer and Information Science, University of Pennsylvania, Apr 2006.
3. D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In Proceedings of the International Symposium on Code Generation and Optimization, Washington, DC, USA, 2003.
4. C. Cao Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In Proceedings of the 34th Annual International Symposium on Computer Architecture. Jun 2007.
5. D. Dice and N. Shavit. Understanding tradeoffs in software transactional memory. In Proceedings of the International Symposium on Code Generation and Optimization, Mar 2007.
6. C. Ding, X. Shen, K. Kelsey, C. Tice, R. Huang, and C. Zhang. Software behavior oriented parallelization. In PLDI '07: Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation.
7. R. Ennals. Software transactional memory should not be obstruction-free. Technical Report IRC-TR-06-052, Intel Research Cambridge Tech Report, Jan 2006.
8. K. Fraser. Practical lock freedom. PhD thesis, Cambridge University Computer Laboratory, 2003.
9. R. Guerraoui, M. Herlihy, and B. P. P. Contention. Management in sxm. In Proceedings of the 19th International Sympposium on Distributed Computing, Sep 2005.
10. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In ISCA '04: Proceedings of the 31st annual International Symposium on Computer Architecture, pages 102-113, June 2004.
11. M. Herlihy, V. Luchangco, M. Moir, and I. William N. Scherer. Software transactional memory for dynamic-sized data structures. pages 92-101, Jul 2003.
12. J. D. Hiser, D. Williams, W. Hu, J. W. Davidson, J. Mars, and B. R. Childers. Evaluating indirect branch handling mechanisms in software dynamic translation systems. In Proceedings of the International Symposium on Code Generation and Optimization, Mar 2007.
13. R. L. Hudson, B. Saha, A.-R. Adl-Tabatabai, and B. C. Hertzberg. Mcrt-malloc: a scalable transactional memory allocator. In Proceedings of the International Symposium on Memory management, New York, NY, USA, 2006.
14. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid transactional memory. in proceedings of the 11th. In ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPOPP), Mar 2006.
15. K. M. Lepak and M. H. Lipasti. On the value locality of store instructions. In Proceedings of the International Symposium on Computer Architecture, New York, NY, USA, 2000.
16. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. f Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Proceedings of the Conference on Programming Language Design and Implementation, New York, NY, USA, 2005.
17. V. J. Marathe, W. N. Scherer III, and M. L. Scott. Adaptive software transactional memory. In Proceedings of the International Symposium on Distributed Computing, Cracow, Poland, Sep 2005.
18. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the overhead of software transactional memory. Technical Report TR 893, Computer Science Department, University of Rochester, Mar 2006.
19. A. McDonald, J. Chung, H. Chafi, C. Cao Minh, B. D. Carlstrom, L. Hammond, C. Kozyrakis, and K. Olukotun. Characterization of tcc on chip-multiprocessors. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques. Sept 2005.
20. Y. Ni, V. Menon, A.-R. Adl-Tabatabai, A. Hosking, R. Hudson, E. Moss, B. Saha, and T. Shpeisman. Open nesting in software transactional memory. In Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Mar 2007.
21. M. Olszewski, K. Mierle, A. Czajkowski, and A. D. Brown. Jit instrumentation - a novel approach to dynamically instrument operating systems. In EuroSys 2007, Mar 2007.
22. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. Cao Minh, and B. Hertzberg. Mcrt-stm: a high performance software transactional memory system for a multi-core runtime. In Proceedings of the Symposium on Principles and Practice of Parallel Programming. Mar 2006.
23. A. Shriraman, V. Marathe, S. Dwarkadas, M. L. Scott, D. Eisenstat, C. Heriot, W. N, S. III, and M. F. Spear. Hardware acceleration of software transactional memory. Technical Report 887, Department of Computer Science, University of Rochester, Dec 2005.
24. S. Sridhar, J. S. Shapiro, E. Northup, and P. P. Bungale. Hdtrans: an open source, low-level dynamic instrumentation system. In Proc. of the International Conference on Virtual Execution Environments, New York, USA, 2006.
25. C. Wang, W.-Y. Chen, Y. Wu, B. Saha, and A.-R. Adl-Tabatabai. Code generation and optimization for transactional memory constructs in an unmanaged language. In Proceedings of the International Symposium on Code Generation and Optimization, Mar 2007.
26. V. Ying, C. Wang, and Y. Wu. Dynamic binary translation and optimization of legacy library code in an stm compilation environment. In Proceedings of the Workshop on Binary Instrumentation and Applications. Oct 2006.