Mapping on multi/many-core systems: Survey of current and emerging trends

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Singh, Amit Kumar ^a   Shafique, Muhammad ^b   Kumar, Akash ^a   Henkel, Jörg ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

Application mapping; Embedded systems; Multiprocessor Systems on Chip

Indexed keywords

APPLICATION MAPPING; APPLICATION MODELS; MAPPING METHODOLOGY; MULTIPROCESSOR SYSTEMS ON CHIPS; PERFORMANCE REQUIREMENTS; RESEARCH CHALLENGES; RUNTIME OPTIMIZATION; SOFTWARE APPLICATIONS;

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; OPTIMIZATION; SURVEYS;

MAPPING;

EID: 84879861000     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488734     Document Type: Conference Paper

References (100)

1. W. Ahmed, M. Shafique, L. Bauer, and J. Henkel. Adaptive resource management for simultaneous multitasking in mixed-grained reconfigurable multi-core processors. In CODES+ISSS, pages 365-374, 2011.
2. Y. Ahn, K. Han, G. Lee, H. Song, J. Yoo, K. Choi, and X. Feng. SoCDAL: System-on-chip design AcceLerator. ACM Trans. Des. Autom. Electron. Syst., pages 1-38, 2008.
3. M. A. Al Faruque, R. Krist, and J. Henkel. ADAM: run-time agent-based distributed application mapping for on-chip communication. In DAC, pages 760-765, 2008.
4. F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri, and L. Benini. An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration. In DATE, pages 1 -6, 2006.
5. G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based noc architectures. In CODES+ISSS, pages 182-187, 2004.
6. L. Benini, D. Bertozzi, and M. Milano. Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming. In ICLP, pages 470-484, 2008.
7. L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. Computer, (1):70-78, 2002.
8. S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali. Supporting task migration in multi-processor systems-on-chip: a feasibility study. In DATE, pages 15-20, 2006.
9. A. Bonfietti, L. Benini, M. Lombardi, and M. Milano. An efficient and complete approach for throughput-maximal sdf allocation and scheduling on multi-core platforms. In DATE, pages 897-902, 2010.
10. S. Borkar. Thousand core chips: a technology perspective. In DAC, pages 746-749, 2007.
11. E. W. Briáo, D. Barcelos, and F. R. Wagner. Dynamic task allocation strategies in MPSoC for soft real-time applications. In DATE, pages 1386-1389, 2008.
12. E. L. d. S. Carvalho, N. L. V. Calazans, and F. G. Moraes. Dynamic task mapping for mpsocs. IEEE Des. Test, pages 26-35, 2010.
13. J. Castrillon, A. Tretter, R. Leupers, and G. Ascheid. Communication-aware mapping of kpn applications onto heterogeneous mpsocs. In DAC, pages 1266-1271, 2012.
14. J. Ceng et al. MAPS: an integrated framework for MPSoC application parallelization. In DAC, pages 754-759, 2008.
15. W. Che and K. S. Chatha. Unrolling and retiming of stream applications onto embedded multicore processors. In DAC, pages 1272-1277, 2012.
16. G. Chen, F. Li, S. Son, and M. Kandemir. Application mapping for chip multiprocessors. In DAC, pages 620-625, 2008.
17. L. Chen, T. Marconi, and T. Mitra. Online scheduling for multi-core shared reconfigurable fabric. In DATE, pages 582 -585, 2012.
18. J. Choi, H. Oh, S. Kim, and S. Ha. Executing synchronous dataflow graphs on a spm-based multicore architecture. In DAC, pages 664-671, 2012.
19. C.-L. Chou and R. Marculescu. User-aware dynamic task allocation in networks-on-chip. In DATE, pages 1232-1237, 2008.
20. C.-L. Chou and R. Marculescu. Farm: Fault-aware resource management in noc-based multiprocessor platforms. In DATE, pages 1 -6, 2011.
21. C.-L. Chou, U. Y. Ogras, and R. Marculescu. Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. Trans. Comp.-Aided Des. Integ. Cir. Sys., pages 1866-1879, Oct. 2008.
22. A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici. Dynamic thermal management in 3d multicore architectures. In DATE, pages 1410-1415, 2009.
23. A. K. Coskun, T. S. Rosing, and K. C. Gross. Temperature management in multiprocessor socs using online learning. In DAC, pages 890-893, 2008.
24. A. K. Coskun, T. v. Rosing, and K. C. Gross. Utilizing predictors for efficient thermal management in multiprocessor socs. Trans. Comp.-Aided Des. Integ. Cir. Sys., pages 1503-1516, 2009.
25. A. Das, A. Kumar, and B. Veeravalli. Reliability-Driven Task Mapping for Lifetime Extension of Networks-on-Chip Based Multiprocessor Systems. In DATE, 2013.
26. O. Derin, D. Kabakci, and L. Fiorin. Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors. In NOCS, pages 129 -136, 2011.
27. T. Ebi, D. Kramer, W. Karl, and J. Henkel. Economic learning for thermal-aware power budgeting in many-core architectures. In CODES+ISSS, pages 189-196, 2011.
28. M. R. Garey and D. S. Johnson. Computers and Intractability; A Guide to the Theory of NP-Completeness. 1979.
29. B. Giovanni, L. Fossati, and D. Sciuto. Decision-theoretic design space exploration of multiprocessor platforms. Trans. Comp.-Aided Des. Integ. Cir. Sys., pages 1083-1095, 2010.
30. A. Hartman, D. Thomas, and B. Meyer. A case for lifetime-aware task mapping in embedded chip multiprocessors. In CODES+ISSS, pages 145 -154, 2010.
31. A. S. Hartman and D. E. Thomas. Lifetime improvement through runtime wear-based task mapping. In CODES+ISSS, pages 13-22, 2012.
32. J. Henkel et al. Invasive manycore architectures. In ASP-DAC, pages 193 -200, 2012.
33. J. Henkel, W. Wolf, and S. Chakradhar. On-chip networks: A scalable, communication-centric embedded system design paradigm. In VLSID, pages 845 - 851, 2004.
34. H. Hoffmann et al. Self-aware computing in the angstrom processor. In DAC, pages 259-264, 2012.
35. S. Hong, S. H. K. Narayanan, M. Kandemir, and O. Özturk. Process variation aware thread mapping for chip multiprocessors. In DATE, pages 821-826, 2009.
36. J. Hu and R. Marculescu. Energy-aware mapping for tile-based noc architectures under performance constraints. In ASP-DAC, pages 233-239, 2003.
37. J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. Comp.-Aided Des. Integ. Cir. Sys., (4):551-562, 2005.
38. J. Huang, A. Raabe, C. Buckl, and A. Knoll. A workflow for runtime adaptive task allocation on heterogeneous MPSoCs. In DATE, pages 1 -6, 2011.
39. L. Huang and Q. Xu. Performance yield-driven task allocation and scheduling for MPSoCs under process variation. In DAC, pages 326 -331, 2010.
40. L. Huang, R. Ye, and Q. Xu. Customer-aware task allocation and scheduling for multi-mode MPSoCs. In DAC, pages 387 -392, 2011.
41. H. Javaid and S. Parameswaran. A design flow for application specific heterogeneous pipelined multiprocessor systems. In DAC, pages 250-253, 2009.
42. A. Jerraya, H. Tenhunen, and W. Wolf. Guest Editors' Introduction: Multiprocessor Systems-on-Chips. Computer, (7):36-40, 2005.
43. Z. J. Jia et al. NASA: A generic infrastructure for system-level MP-SoC design space exploration. In ESTIMedia, pages 41 -50, 2010.
44. M. Kadin, S. Reda, and A. Uht. Central vs. distributed dynamic thermal management for multi-core processors: which one is better? In GLSVLSI, pages 137-140, 2009.
45. J. Keinert et al. SystemCoDesigner Uan automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. ACM Trans. Des. Autom. Electron. Syst., pages 1-23, 2009.
46. S. Kobbe, L. Bauer, D. Lohmann, W. Schröder-Preikschat, and J. Henkel. Distrm: distributed resource management for on-chip many-core systems. In CODES+ISSS, pages 119-128, 2011.
47. A. Kumar et al. Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA. ACM Trans. Des. Autom. Electron. Syst., pages 1-27, 2008.
48. Y.-K. Kwok et al. A semi-static approach to mapping dynamic iterative tasks onto heterogeneous computing systems. J. Parallel Distrib. Comput., 66(1):77-98, 2006.
49. C. Lee, H. Kim, H.-w. Park, S. Kim, H. Oh, and S. Ha. A task remapping technique for reliable multi-core embedded systems. In CODES+ISSS, pages 307-316, 2010.
50. L.-Y. Lin et al. Communication-driven task binding for multiprocessor with latency insensitive network-on-chip. In ASP-DAC, pages 39-44, 2005.
51. C. L. Liu and J. W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM, pages 46-61, 1973.
52. W. Liu and other. Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization. In RTSS, pages 492-504, 2008.
53. A. Mallik et al. MNEMEE - An Automated Toolflow for Parallelization and Memory Management in MPSoC Platforms. In DAC, 2011.
54. S. Manolache, P. Eles, and Z. Peng. Task mapping and priority assignment for soft real-time applications under deadline miss ratio constraints. ACM Trans. Embed. Comput. Syst., (2):19:1-19:35, 2008.
55. C. Marcon, A. Borin, A. Susin, L. Carro, and F. Wagner. Time and energy efficient mapping of embedded applications onto NoCs. In ASP-DAC, pages 33-38, 2005.
56. C. Marcon, E. Moreno, N. Calazans, and F. Moraes. Comparison of network-on-chip mapping algorithms targeting low energy consumption. Computers Digital Techniques, IET, pages 471 -482, 2008.
57. R. Marculescu, U. Ogras, L.-S. Peh, N. Jerger, and Y. Hoskote. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE TCAD, (1):3-21, 2009.
58. G. Mariani et al. An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In DATE, pages 196-201, 2010.
59. G. Martin. Overview of the mpsoc design challenge. In DAC, pages 274 -279, 2006.
60. P. Marwedel, J. Teich, G. Kouveli, I. Bacivarov, L. Thiele, S. Ha, C. Lee, Q. Xu, and L. Huang. Mapping of applications to MPSoCs. In CODES+ISSS, pages 109-118, 2011.
61. A. Mehran, A. Khademzadeh, and S. Saeidi. DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip. IEICE Electronics Express, (13):464-471, 2008.
62. B. H. Meyer, A. S. Hartman, and D. E. Thomas. Cost-effective slack allocation for lifetime improvement in noc-based mpsocs. In DATE, pages 1596-1601, 2010.
63. O. Moreira, J. J.-D. Mol, and M. Bekooij. Online resource management in a multiprocessor with a network-on-chip. In SAC, pages 1557-1564, 2007.
64. O. Moreira, F. Valente, and M. Bekooij. Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In EMSOFT, pages 57-66, 2007.
65. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli. A methodology for mapping multiple use-cases onto networks on chips. In DATE, pages 118-123, 2006.
66. V. Nollet et al. Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles. In DATE, pages 234-239, 2005.
67. V. Nollet et al. Run-time management of a MPSoC containing FPGA fabric tiles. IEEE Trans. Very Large Scale Integr. Syst., pages 24-33, 2008.
68. H. Orsila et al. Automated memory-aware application distribution for Multi-processor System-on-Chips. J. Syst. Archit., (11):795-815, 2007.
69. G. Palermo, C. Silvano, and V. Zaccaria. Robust optimization of SoC architectures: A multi-scenario approach. In ESTIMedia, pages 7 -12, 2008.
70. Z. Peter et al. A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips. International Journal of Reconfigurable Computing, 2009.
71. R. Piscitelli and A. Pimentel. Design space pruning through hybrid analysis in system-level design space exploration. In DATE, pages 781 -786, 2012.
72. X. Qi, D. Zhu, and H. Aydin. Global Reliability-Aware Power Management for Multiprocessor Real-Time Systems. In ERTCSA, pages 183-192, 2010.
73. C.-E. Rhee, H.-Y. Jeong, and S. Ha. Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures. In ICCD, pages 438-443, 2004.
74. M. Ruggiero et al. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. In DATE, pages 3-8, 2006.
75. G. Sabin, M. Lang, and P. Sadayappan. Moldable parallel job scheduling using job efficiency: an iterative approach. In JSSPP, pages 94-114, 2007.
76. N. Satish, K. Ravindran, and K. Keutzer. A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors. In DATE, pages 57-62, 2007.
77. L. Schor et al. Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. In CASES, pages 71-80, 2012.
78. A. Schranzhofer, J.-J. Chen, and L. Thiele. Power-Aware Mapping of Probabilistic Applications onto Heterogeneous MPSoC Platforms. In RTAS, pages 151-160, 2009.
79. A. Schranzhofer, J.-J. Chen, and L. Thiele. Dynamic Power-Aware Mapping of Applications onto Heterogeneous MPSoC Platforms. IEEE Transactions on Industrial Informatics, (4):692 -707, 2010.
80. H. Shojaei et al. A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management. In DAC, pages 917-922, 2009.
81. A. K. Singh, A. Kumar, and T. Srikanthan. A Hybrid Strategy for Mapping Multiple Throughput-constrained Applications on MPSoCs. In CASES, pages 175-184, 2011.
82. A. K. Singh, A. Kumar, and T. Srikanthan. Accelerating throughput-aware runtime mapping for heterogeneous mpsocs. ACM Trans. Des. Autom. Electron. Syst., pages 1-29, 2013.
83. A. K. Singh, T. Srikanthan, A. Kumar, and W. Jigang. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. J. Syst. Archit., pages 242-255, 2010.
84. L. Smit et al. Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture. In FPT, pages 421-424, 2004.
85. S. Stuijk, M. Geilen, and T. Basten. A Predictable Multiprocessor Design Flow for Streaming Applications with Dynamic Behaviour. In DSD, pages 548-555, 2010.
86. T. D. ter Braak et al. Run-time spatial resource management for real-time applications on heterogeneous MPSoCs. In DATE, pages 357-362, 2010.
87. T. Theocharides et al. Towards embedded runtime system level optimization for MPSoCs: on-chip task allocation. In GLSVLSI, pages 121-124, 2009.
88. L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping Applications to Tiled Multiprocessor Embedded Systems. In ACSD, pages 29-40, 2007.
89. L. Thiele, L. Schor, H. Yang, and I. Bacivarov. Thermal-aware system analysis and software synthesis for embedded multi-processors. In DAC, pages 268-273, 2011.
90. P. van Stralen and A. Pimentel. Scenario-based design space exploration of MPSoCs. In ICCD, pages 305 -312, 2010.
91. S. Vangal et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In ISSCC, pages 98-589, 2007.
92. F. Wang et al. Variation-aware task and communication mapping for mpsoc architecture. IEEE TCAD, (2):295 -307, 2011.
93. S. Wildermann, F. Reimann, D. Ziener, and J. Teich. Symbolic design space exploration for multi-mode reconfigurable systems. In CODES+ISSS, pages 129-138, 2011.
94. D. Wu, B. M. Al-Hashimi, and P. Eles. Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems. In DATE, page 10090, 2003.
95. L. Xue, O. ozturk, F. Li, M. Kandemir, and I. Kolcu. Dynamic partitioning of processing and memory resources in embedded MPSoC architectures. In DATE, pages 690-695, 2006.
96. P. Yang et al. Managing dynamic concurrent tasks in embedded real-time multimedia systems. In ISSS, pages 112-119, 2002.
97. C. Ykman-Couvreur et al. Linking run-time resource management of embedded multi-core platforms with automated design-time exploration. IET Comp. Dig. Techn., (2):123 -135, 2011.
98. N. H. Zamora, X. Hu, and R. Marculescu. System-level performance/power analysis for platform-based design of multimedia applications. ACM Trans. Des. Autom. Electron. Syst., pages 2:1-2:29, 2007.
99. X. Zhou, J. Yang, Y. Xu, Y. Zhang, and J. Zhao. Thermal-aware task scheduling for 3d multicore processors. IEEE Trans. Parallel Distrib. Syst., pages 60-71, 2010.
100. C. Zhu, Z. P. Gu, R. P. Dick, and L. Shang. Reliable multiprocessor system-on-chip synthesis. In CODES+ISSS, pages 239-244, 2007.