Communication-aware mapping of KPN applications onto heterogeneous MPSoCs

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 1266-1271

  Castrillon, Jeronimo ^a   Tretter, Andreas ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

dataflow graphs; embedded systems; heterogeneous MPSoC; mapping; real time

Indexed keywords

DATA-FLOW GRAPHS; HETEROGENEOUS MPSOC; KAHN PROCESS NETWORKS; MAKESPAN; MAPPING ALGORITHMS; MAPPING TECHNIQUES; PROCESS MAPPING; PROGRAMMING MODELS; REAL APPLICATIONS; REAL TIME;

COMMUNICATION; COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING; CONFORMAL MAPPING; DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; MAPPING; SCHEDULING ALGORITHMS;

MULTIPROCESSING SYSTEMS;

EID: 84863541702     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228597     Document Type: Conference Paper

References (26)

1. W. Wolf et al., "Multiprocessor System-on-Chip (MPSoC) Technology," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1701-1713, oct. 2008.
2. C. H. K. van Berkel, "Multi-core for Mobile Phones," in in Proc. of DATE '09, pp. 1260-1265.
3. E. Lee et al., "Synchronous Data Flow," in Proc. of the IEEE, vol. 75, no. 9, pp. 1235-1245, Sept. 1987.
4. G. Kahn, "The Semantics of a Simple Language for Parallel Programming," in IFIP Congress'74, J. L. Rosenfeld, Ed.
5. S. Carta et al., "A Control Theoretic Approach to Energy-efficient Pipelined Computation in MPSoCs," ACM Trans. Embed. Comput. Syst., vol. 6, September 2007.
6. H. Javaid et al., "Low-power Adaptive Pipelined MPSoCs for Multimedia: An H.264 Video Encoder Case Study," in in Proc. of DAC '11, june, pp. 1032-1037.
7. "Blue Wonder Communications' BWC200 Passed First IOT Tests against ZTE Environment,"D & R, April 2010. [Online]: http://www.designreuse. com/news/23192/lte-ip-iot-tests.html
8. "Keystone Device Architecture,"Texas Instruments. [Online]: http://processors.wiki.ti.com/index.php/Keystone
9. R. Leupers et al., "MPSoC Programming using the MAPS Compiler," in in Proc. ASP-DAC'10, pp. 897-902.
10. J. Castrillon et al., "MAPS: Mapping Concurrent Dataflow Applications to Heterogeneous MPSoCs," IEEE Trans Ind. Informat., vol. PP, no. 99, p. 19, Oct 2011.
11. S. Meijer et al., "Automatic Partitioning and Mapping of Stream-based Applications onto the Intel IXP Network Processor," in in Proc. the SCOPES'07. ACM, pp. 23-30.
12. D. Nadezhkin et al., "Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell," in in Proc. of SAMOS'09, pp. 308-317.
13. T. M. Parks, "Bounded scheduling of process networks," Ph.D. dissertation, EECS Department, UCB, CA, USA, 1995.
14. M. Geilen et al., "Requirements on the Execution of Kahn Process Networks," in in Proc. of ESOP'03. Springer Verlag, pp. 319-334.
15. S. Sriram et al., Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., 2000.
16. Y.-K. Kwok et al., "Static scheduling algorithms for allocating directed task graphs to multiprocessors," ACM Comput. Surv., vol. 31, no. 4, pp. 406-471, 1999.
17. E. Cheung et al., "Automatic Buffer Sizing for Rate-constrained KPN Applications on Multiprocessor System-on-Chip," in in Proc. IEEE Int. High Level Design Validation Workshop. IEEE Computer Society, 2007, pp. 37-44.
18. S. Stuijk et al., "Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs," in in Proc. DAC '07. ACM, pp. 777-782.
19. H. Nikolov, "System-Level Design Methodology for Streaming Multi-processor Embedded Systems," Ph.D. dissertation, Universiteit Leiden, 2009.
20. S. Meijer et al., ""throughput modeling to evaluate process merging transformations in polyhedral process networks"," in in Proc. DATE'10, pp. 747-752.
21. C. Erbas et al., "Multiobjective Optimization and Evolutionary Algorithms for the Application Mapping Problem in Multiprocessor System-on-Chip Design," IEEE Trans. Evol. Comput., vol. 10, no. 3, pp. 358-374, june 2006.
22. L. Thiele et al., "Mapping Applications to Tiled Multiprocessor Embedded Systems," in in Proc. of ACSD '07. Washington, DC, USA: IEEE Computer Society, pp. 29-40.
23. G. C. Sih et al., "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures," IEEE Trans. Parallel Distrib. Syst., vol. 4, no. 2, pp. 175-187, 1993.
24. Synopsys, "Processor Designer." [Online]: http://www.synopsys. com/Tools/SLD/ProcessorDev/Pages/default.aspx
25. -, "Platform Architect." [Online]: http://www.synopsys.com/ Tools/SLD/VirtualPrototyping/Pages/PlatformArchitect.aspx
26. S. Stuijk et al., "SDF3: SDF For Free," in in Proc. of ACSD'06. IEEE Comp. Soc., June, pp. 276-278.