Design space pruning through hybrid analysis in system-level design space exploration

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 781-786

  Piscitelli, Roberta ^a   Pimentel, Andy D ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ITERATIVE METHODS; MAPPING; SYSTEMS ANALYSIS;

APPLICATION MAPPING; EMBEDDED SYSTEM ARCHITECTURES; EXPLORATION ALGORITHMS; HIGH LEVEL SIMULATION; PRUNING TECHNIQUES; SYSTEM LEVEL DESIGN; SYSTEM LEVEL SIMULATION; THROUGHPUT ANALYSIS;

INTEGRATED CIRCUIT DESIGN;

EID: 84862093125     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2012.6176600     Document Type: Conference Paper

References (24)

1. G. Ascia, V. Catania, A. G. Di Nuovo, M. Palesi, and D. Patti. Efficient design space exploration for application specific systems-on-a-chip. J. Syst. Archit., 53:733-750, October 2007. (Pubitemid 46755000)
2. V. Catania and M. Palesi. A multi-objective genetic approach to mapping problem on network-on-chip. JUCS, 22:2006.
3. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A fast elitist multi-objective genetic algorithm: Nsga-ii. IEEE Transactions on Evolutionary Computation, 6:182-197, 2000.
4. M. T. M. Emmerich, K. Giannakoglou, and B. Naujoks. Single- and multiobjective evolutionary optimization assisted by gaussian random field metamodels. IEEE Transactions on Evolutionary Computation, 10:421-439, 2006. (Pubitemid 44251376)
5. C. Erbas, S. Cerav-erbas, and A. D. Pimentel. Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Transactions on Evolutionary Computation,vol.10,no.3, 10:358-374, 2006.
6. M. Gries. Methods for evaluating and covering the design space during early design development. Integr. VLSI J., 38:131-183, December 2004.
7. Z. J. Jia, A.D. Pimentel, M. Thompson, T. Bautista, and A. Núñez. Nasa: A generic infrastructure for system-level mp-soc design space exploration, Proceedings of the IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia) 2010.
8. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In In Proc. 12th IEEE Symposium on High Performance Computer Architecture, pages 99-108, 2006.
9. G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74, 1974.
10. J. Kim and M. Orshansky. Towards formal probabilistic power-performance design space exploration. In Proceedings of the 16th ACM Great Lakes symposium on VLSI. ACM, 2006.
11. J. Knowles. Parego: A hybrid algorithm with on-line landscape approximation for expensive multiobjective optimization problems. IEEE Transactions on Evolutionary Computation, 10(1), 2006.
12. G. Mariani, A. Brankovic, G. Palermo, J. Jovic, V. Zaccaria, and C. Silvano. A correlation-based design space exploration methodology for multi-processor systems-on-chip. In Proceedings of the 47th Design Automation Conference (DAC). ACM, 2010.
13. S. Meijer, H. Nikolov, and T. Stefanov. Throughput modeling to evaluate process merging transformations in polyhedral process networks. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '10, pages 747-752, 3001 Leuven, Belgium, Belgium, 2010. European Design and Automation Association.
14. S. Mohanty, V. K. Prasanna, S. Neema, and J. Davis. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. SIGPLAN Not., 2002.
15. H. Nikolov. System-level design methodology for streaming multi-processor embedded systems. In Ph.D. Thesis, 2009.
16. H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: Toward composable multimedia MPSoC design. In Proc. of the 45th ACM/IEEE Int. Design Automation Conference (DAC '08), 2008.
17. H. Orsila, E. Salminen, and T. D. Hämäläinen. Parameterizing simulated annealing for distributing kahn process networks on multiprocessor socs. In Proc. of the Int. Conference on System-on-chip, pages 19-26, 2009.
18. G. Palermo, C. Silvano, and V. Zaccaria. Respir: a response surface-based pareto iterative refinement for application-specific design space exploration. Trans. Comp.-Aided Des. Integ. Cir. Sys., 28, 2009.
19. A. D. Pimentel, C. Erbas, and C. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput., 55(2):99-112, 2006.
20. A. Sangiovanni-Vincentelli and G. Martin. Platform-based design and software design methodology for embedded systems. IEEE Des. Test, 18, 2001.
21. D. Sheldon, F. Vahid, and S. Lonardi. Soft-core processor customization using the design of experiments paradigm. In In International Conference on Design and Test in, 2007.
22. T. Taghavi and A.D. Pimentel. Design metrics and visualization techniques for analyzing the performance of moeas in dse. In Proc. of the 11th Int. Conference on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS '11), 2011.
23. J. J. Yi, D. J. Lilja, and D. M. Hawkins. A statistically rigorous approach for improving simulation methodology. In Proc. of the 9th International Symposium on High-Performance Computer Architecture, 2003.
24. E. Zitzler and L. Thiele. Multiobjective optimization using evolutionary algorithms - a comparative case study. In Proc. of the 5th International Conference on Parallel Problem Solving from Nature, 1998.