Utilizing predictors for efficient thermal management in multiprocessor SoCs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 10, 2009, Pages 1503-1516

  Coşkun, Ayşe Kivilcim ^a   Rosing, Tajana Šimunić ^a   Gross, Kenny C ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Energy management; Prediction methods; Processor scheduling; Temperature control; Thermal factors.

Indexed keywords

AUTOREGRESSIVE MOVING AVERAGE MODELING; CONTROL TEMPERATURES; LOOK UP TABLE; MULTIPROCESSOR SYSTEM ON CHIPS; PERFORMANCE COSTS; PREDICTION METHODS; PREDICTIVE TECHNIQUES; PROCESSOR SCHEDULING; THERMAL FACTORS.; THERMAL MANAGEMENT; THERMAL PROFILES; ULTRASPARC;

COMPUTER ARCHITECTURE; ENERGY MANAGEMENT; INDUSTRIAL MANAGEMENT; MULTIPROCESSING SYSTEMS; TEMPERATURE CONTROL;

SCHEDULING;

EID: 70349754155     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2026357     Document Type: Article

References (36)

1. A. H. Ajami, K. Banerjee, and M. Pedram, "Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.6, pp. 849-861, Jun. 2005.
2. A. R. Alameldeen and D. A. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol.26, no.4, pp. 8-17, Jul./Aug. 2006.
3. D. Atienza, G. D. Micheli, L. Benini, J. L. Ayala, P. G. D. Valle, M. DeBole, and V. Narayanan, "Reliability-aware design for nanometer- scale devices," in Proc. ASPDAC, 2008, pp. 549-554.
4. D. Atienza, P. D. Valle, G. Paci, F. Poletti, L. Benini, G. D. Micheli, and J. M. Mendias, "A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip," in Proc. DAC, 2006, pp. 618-623.
5. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt, "Network-oriented full-system simulation using M5," in Proc. Workshop CAECW, 2003, pp. 36-43.
6. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. ISCA, 2000, pp. 83-94.
7. J. Chang and G. S. Sohi, "Cooperative cache partitioning for chip multiprocessors," in Proc. ICS, 2007, pp. 242-252.
8. A. K. Coskun, T. Rosing, and K. Gross, "Proactive temperature balancing for low cost thermal management in MPSoCs," in Proc. ICCAD, 2008, pp. 250-257.
9. A. K. Coskun, T. Rosing, and K. Whisnant, "Temperature aware task scheduling in MPSoCs," in Proc. DATE, 2007, pp. 1659-1664.
10. A. K. Coskun, R. Strong, D. Tullsen, and T. S. Rosing, "Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors," in Proc. SIGMETRICS/Performance, 2009, pp. 169-180.
11. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. ISCA, 2006, pp. 78-88.
12. M. Gomaa, M. D. Powell, and T. N. Vijaykumar, "Heat-and-run: Leverging SMT and CMP to manage power density through the operating system," in Proc. ASPLOS, 2004, pp. 260-270.
13. K. Gross, K. Whisnant, and A. Urmanov, "Electronic prognostics through continuous system telemetry," in Proc. MFPT, Apr. 2006, pp. 53-62.
14. K. C. Gross and K. E. Humenik, "Sequential probability ratio test for nuclear plant component surveillance," Nucl. Technol., vol.93, no.2, pp. 131-137, Feb. 1991.
15. W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Thermal-aware task allocation and scheduling for embedded systems," in Proc. DATE, 2005, pp. 898-899. (Pubitemid 44172114)
16. C. Isci, A. Buyuktosunoglu, C. CHer, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Proc. MICRO, 2006, pp. 347-358.
17. C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in Proc. 39th MICRO, 2006, pp. 359-370.
18. "Failure mechanisms and models for semiconductor devices," JEDEC Publication JEP122C. [Online]. Available: http://www.jedec.org
19. A. Karlin, M. Manesse, L. McGeoch, and S. Owicki"Competitive randomized algorithms for nonuniform problems," Algorithmica, vol.11, no.6, pp. 542-571, Jun. 1994.
20. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha, "HybDTM: A coordinated hardware-software approach for dynamic thermal management," in Proc. DAC, 2006, pp. 548-553.
21. A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong, "A power-efficient high-throughput 32-thread SPARC processor," IEEE J. Solid-State Circuits, vol.42, no.1, pp. 7-16, Jan. 2007.
22. System Identification: Theory for the User, 2nd ed. L. Ljung, Ed. Englewood Cliffs, NJ: Prentice-Hall, 1999.
23. R. McDougall, J. Mauro, and B. Gregg, Solaris Performance and Tools. Upper Saddle River, NJ: Prentice-Hall, 2006.
24. T. S. Rosing, K. Mihic, and G. D. Micheli, "Power and reliability management of SoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.4, pp. 391-403, Apr. 2007.
25. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano, "Communication-aware allocation and scheduling framework for stream- oriented multi-processor system-on-chip," in Proc. DATE, 2006, pp. 3-8.
26. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: A many-core x86 architecture for visual computing," in Proc. ACM SIGGRAPH, 2008, pp. 1-15.
27. T. Sherwood, G. H. E. Perelman, and B. Calder, "Automatically characterizing large scale program behavior," in Proc. ASPLOS, 2002, pp. 45-57.
28. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proc. ISCA, 2003, pp. 2-13.
29. SLAMD Distributed Load Engine. [Online]. Available: www.slamd.com
30. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, "The case for lifetime reliability-aware microprocessors," in Proc. ISCA, 2004, pp. 276-287.
31. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, "Full-chip leakage estimation considering power supply and temperature variations," in Proc. ISLPED, 2003, pp. 78-83.
32. D. Tarjan, S. Thoziyoor, and N. P. Jouppi, "CACTI 4.0," HP Lab., Palo Alto, CA, Tech. Rep. HPL-2006-2086, 2006.
33. M. Tremblay and S. Chaudhry, "A third-generation 65 nm 16-core 32- thread plus 32-scout-thread CMT SPARC processor," in Proc. ISSCC, 2008, pp. 82-83.
34. A. Wald and J. Wolfowitz, "Optimum character of the sequential probability ratio test," Ann. Math. Stat., vol.19, no.3, pp. 326-339, 1948.
35. I. Yeo, C. C. Liu, and E. J. Kim, "Predictive dynamic thermal management for multicore systems," in Proc. DAC, Jun. 2008, pp. 734-739.
36. Y. Zhang, X. S. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. DAC, 2002, pp. 183-188.