DSM: A heuristic dynamic spiral mapping algorithm for network on chip

IEICE Electronics Express

Volumn 5, Issue 13, 2008, Pages 464-471

  Mehran, Armin ^a,b   Khademzadeh, Ahmad ^a   Saeidi, Samira ^b,c  

^a IRAN TELECOMMUNICATION RESEARCH CENTER   (Iran)

^b ISLAMIC AZAD UNIVERSITY   (Iran)

^c ISLAMIC AZAD UNIVERSITY   (Iran)

Author keywords

Dynamic mapping algorithm; Network on chip; Task graph

Indexed keywords

CHLORINE COMPOUNDS; ELECTRIC LOAD MANAGEMENT; HEURISTIC ALGORITHMS; HEURISTIC METHODS; HEURISTIC PROGRAMMING;

DYNAMIC MAPPING ALGORITHM; MAPPING ALGORITHMS; MESH TOPOLOGIES; NETWORK ON CHIP; NETWORK ON CHIPS; RECONFIGURATION TIME; TASK GRAPH; TRAFFIC PROFILING;

CONFORMAL MAPPING;

EID: 48349143517     PISSN: None     EISSN: 13492543     Source Type: Journal    
DOI: 10.1587/elex.5.464     Document Type: Article

References (8)

1. S. Kumar, A. Jantsch, M. Miliberg, J. Oberg, J.-P. Soininen, M. Forseli, K. Tiensyrja, and A. Hemani, "A Network on Chip Architecture and Design Methodology," in Proc. ISVLSI'02, Pittsburgh, USA, pp. 105-112, April 2002.
2. P. Guerrier and A. Greiner, "A Generic Architecture for On-chip Packet Switched Interconnections," in Proc. DATE 2000, Paris, France, pp. 250-256, March 2000.
3. S. Saeidi, A. Khademzadeh, and A. Mehran, "SMAP: An Intelligent Mapping Tool for Network on Chip," to be presented at ISSCS 2007, PID360581, Iasi, Romania, July 2007.
4. Umit Y. Ogras and J. Hu, "Key Research Problems in NoC Design: A Holistic Perspective," in Proc. CODES+ISSS'05, New Jersey, USA, pp. 69-74, Sept. 19-21, 2005.
5. J. Hu and R. Marculescu, "Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints," in Proc. ASP-DAC'03, pp. 233-239, Jan. 2003.
6. A. Mehran, S. Saedi, A. Khademzadeh, and K. Badie, "Spiral: Spiral: A Heuristic Mapping Algorithm for Network on Chip," IEICE Electron. Exp., vol. 4, no. 15, pp. 478-484, Aug. 2007.
7. T. Lei and S. Kumar, "A Two-step Genetic Algorithm for Mapping Task Graphs to Network on Chip Architecture," in Proc. DSD'03, pp. 180-187, Sept. 2003.
8. E. Carvalho, N. Calazans, and Fernado Moraes, "Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs," in 18th IEEE/IFIP International Workshop on Rapid System. Prototyping (RSA 2007), pp. 34-40, May 2007.