Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 421-424

  Smit, Lodewijk T ^a   Smit, Gerard J M ^a   Hurink, Johann L ^a   Broersma, Hajo ^a   Paulusma, Daniel ^a   Wolkotte, Pascal T ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; ENERGY UTILIZATION; INTEGRATED CIRCUIT LAYOUT; MAPPING; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; QUALITY OF SERVICE;

CHIP ARCHITECTURE; RECONFIGURABLE TILED SYSTEMS; RUN-TIME MAPPING; SYSTEM ON CHIP (SOC);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20844442766     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (5)

1. th international workshop on graph-theoretic concepts in computer science (WG2004), pages 271-282, June 2004.
2. P. Brucker. Scheduling Algorithms. Springer, 3 edition, 2001. ISBN:3-540-41510-6.
3. E. T. S. I. (ETSI). Digital radio mondial (drm); system specification, Apr. 2003. ETSI ES 201 980 v1.2.2 (2003-04).
4. F. Hofmann, C. Hansen, and W. Schäfer. Digital radio mondiale (drm) digital sound broadcasting in the AM bands. IEEE Transactions on Broadcasting, 49(3):319-328, Sept. 2003.
5. W. L. Winston. Operations Research; Applications and Algorithms. International Thomson Publishing, 3 edition, 1993. ISBN: 0-534-20971-8.