NASA: A generic infrastructure for system-level MP-SoC design space exploration

2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10

Volumn , Issue , 2010, Pages 41-50

  Jia, Zai Jian ^a   Pimentel, Andy D ^b   Thompson, Mark ^b   Bautista, Tomás ^a   Núñez, Antonio ^a  

^a UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

^b UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

MP SoC design; System level design space exploration

Indexed keywords

DESIGN ALTERNATIVES; DESIGN POINTS; DESIGN SPACE EXPLORATION; DESIGN SPACES; GENERIC SYSTEM; MODULAR FRAMEWORK; MULTIPROCESSOR SYSTEM ON CHIPS; PLUG-AND-PLAY; SEARCH ALGORITHMS; SEARCH STRATEGIES; SINGLE SEARCH; SOC DESIGNS; SOFTWARE INFRASTRUCTURE; SYSTEM LEVEL DESIGN; SYSTEM LEVEL SIMULATION; SYSTEM LEVELS; SYSTEMATIC EXPLORATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; EXPERIMENTS; LEARNING ALGORITHMS; MICROPROCESSOR CHIPS; NASA; PROGRAMMABLE LOGIC CONTROLLERS; REAL TIME SYSTEMS;

DESIGN;

EID: 78651401977     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTMED.2010.5666979     Document Type: Conference Paper

References (18)

1. G. Martin, "Overview of the MPSoC Design Challenge", Proc. of Design Automation Conference (DAC'06), Jul. 2006.
2. M. Gries, "Methods for evaluating and covering the design space during early design development", Integration, the VLSI Journal, Vol. 38, no. 2, pp. 131-183, Dec. 2004.
3. V. Reyes, T. Bautista, G. Marrero, P. P. Carballo and W. Kruijtzer, "CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip", Euromicro Symposium on Digital System Design (DSD'04), pp. 476-483, 2004.
4. C. Erbas, A.D. Pimentel, M. Thompson and S. Polstra, "A framework for system-level modeling and simulation of embedded systems architectures", EURASIP Journal on Embedded Systems, no. 1, pp. 2-2, Jan. 2007.
5. C. Lee, S. Kim and S. Ha, "A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification", Journal of Signal Processing System, Vol. 58, no. 2, pp. 193-213, Feb. 2010.
6. M. Palesi and T. Givargis, "Multi-objective Design Space Exploration Using Genetic Algorithms", Proc. of the international symposium on Hardware/software codesign (CODES'02), pp. 67-72, May. 2002.
7. K. Keutzer, S. Malik, A. Newton, J. Rabaey, and A. Sangiovanni- Vincentelli, "System Level Design: Orthogonalization of Concerns and Platform-Based Design", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
8. B. Kienhuis, E. Deprettere, K. Vissers and P. van der Wolf, "An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures", Proc. of the IEEE Int. Conference on Application-Specific Systems, Architectures and Processors, pp.338, Jul. 1997.
9. C. Erbas, S. Cerav-Erbas and A.D. Pimentel, "Multiobjective Optimization and Evolutionary Algorithms for the Application Mapping Problem in Multiprocessor System-on-Chip Design", in IEEE Transactions on Evolutionary Computation, pp. 358-374, Vol. 10, no. 3, Jun. 2006.
10. Z. J. Jia, T. Bautista and A. Nuñez, "Real-Time Application to Multiprocessor-System-on-Chip Mapping Strategy for a System-Level Design Tool", IEE Electronic Letters, Vol. 45, no. 12, pp. 613-615, 2009.
11. Z. J. Jia, T. Bautista, A. Nuñez, C. Guerra and M. Hernandez, "Design space exploration and performance analysis for the modular design of CVS in a heterogeneous MPSoC", Proc. of the Conference on Reconfigurable Computing and FPGA (ReConFig 2008), pp. 193-198, Dec. 2008.
12. S. Mohanty, V. K. Prasanna, S. Neema and J. Davis, "Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation", Proc. of Languages, compilers and tools for embedded systems: software and compilers for embedded systems (LCTES'02-SCOPES'02), Jun. 2002.
13. F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri and L. Benini, "An integrated open framework for heterogeneous MPSoC design space exploration", Proc. of the Design, Automation and Test in Europe (DATE'06), pp. 1145-1150, Mar. 2006.
14. www.multicube.eu
15. L. Thiele, I. Bacivarov, W. Haid and K. Huang, "Mapping Applications to Tiled Multiprocessor Embedded Systems", Proc. 7th Intl Conference on Application of Concurrency to System Design (ACSD 2007), pp. 29-40, Jul. 2007.
16. G. Palermo, C. Silvano and V. Zaccaria, "A Flexible Framework for Fast Multi-objective Design Space Exploration of Embedded Systems", PATMOS 2003, Vol. 2799, pp. 249-258, Sep. 2003.
17. J. Madsen, T.K. Stidsen, P. Kjarulf and S. Mahadevan, "Multi-Objective Design Space Exploration of Embedded System Platforms", IFIP, Vol. 225, pp. 185-194, 2006.
18. S. Künzli, L. Thiele and E. Zitzler, "A Modular Design Space Exploration Framework for Embedded Systems", IEE Proc. Computers & Digital Techniques, pp. 183-192, 2005.