Invasive manycore architectures

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2012, Pages 193-200

  Henkel, Jorg ^a   Herkersdorf, Andreas ^c   Bauer, Lars ^a   Wild, Thomas ^c   Hübner, Michael ^a   Pujari, Ravi Kumar ^c   Grudnitsky, Artjom ^a   Heisswolf, Jan ^a   Zaib, Aurang ^c   Vogel, Benjamin ^a   Lari, Vahid ^b   Kobbe, Sebastian ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^c TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

invasive computing; manycore architectures; multiprocessor system on a chip; networks on chip; reconfigurable adaptive processors; resource aware programming

Indexed keywords

ADAPTIVE PROCESSORS; INVASIVE COMPUTING; MANY-CORE ARCHITECTURE; MULTIPROCESSOR SYSTEM ON A CHIPS; NETWORKS ON CHIPS; RESOURCE AWARE;

COMPUTER AIDED DESIGN; COMPUTER HARDWARE; HARDWARE;

RECONFIGURABLE ARCHITECTURES;

EID: 84859945465     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2012.6164944     Document Type: Conference Paper

References (15)

1. Tilera Corporation, "Tilera multicore processors."http://www. tilera.com/products/processors.
2. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, "An 80-tile sub-100-w teraflops processor in 65-nm cmos," Solid-State Circuits, IEEE Journal of, vol. 43, no. 1, pp. 29-41, Jan. 2008.
3. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, and T. Mattson, "A 48-core ia-32 message-passing processor with dvfs in 45nm cmos," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 108-109, feb. 2010.
4. J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt-Landsiedel, W. Schröder-Preikschat, and G. Snelting, "Invasive computing: An overview," in Multiprocessor System-on-Chip - Hardware Design and Tool Integration (M. Hübner and J. Becker, eds.), pp. 241-268, Springer, Berlin, Heidelberg, 2011.
5. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM J. Res. Dev., vol. 49, pp. 589-604, July 2005.
6. Texas Instruments Incorporated, "DaVinci Digital Video Processors."http://www.ti.com.
7. Aeroflex Gaisler, "LEON 3." http://www.gaisler.com/leonmain. html.
8. J. Henkel, L. Bauer, M. Hübner, and A. Grudnitsky, "i-Core: A run-time adaptive processor for embedded multi-core systems," in International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), July 2011.
9. D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, "A Highly Parameterizable Parallel Processor Array Architecture," in Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), (Bangkok, Thailand), pp. 105-112, IEEE, Dec. 2006.
10. B. Oechslein, J. Schedel, J. Kleinöder, L. Bauer, J. Henkel, D. Lohmann, and W. Schröder-Preikschat, "OctoPOS: A parallel operating system for invasive computing," in EuroSys 2011 Workshop on Systems for Future Multi-Core Architectures (SFMA), April 2011.
11. S. Kobbe, L. Bauer, J. Henkel, D. Lohmann, andW. Schröder- Preikschat, "DistRM: Distributed resource management for on-chip many-core systems," in IEEE International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 119-128, October 2011.
12. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," VLSI, vol. 8, pp. 299-316, June 2000.
13. M. Huebner, C. Tradowsky, D. Goehringer, L. Braun, F. Thoma, J. Henkel, and J. Becker, "Dynamic processor reconfiguration," in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), (Cancun, Mexico), IEEE Computer Society, Nov. 2011.
14. L. Bauer, M. Shafique, and J. Henkel, "Concepts, architectures, and run-time systems for efficient and adaptive reconfigurable processors,"in NASA/ESA 6th Conference on Adaptive Hardware and Systems (AHS), pp. 80-87, June 2011.
15. V. Lari, A. Narovlyanskyy, F. Hannig, and J. Teich, "Decentralized Dynamic Resource Management Support for Massively Parallel Processor Arrays," in Proceedings of the 22nd IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP), (Santa Monica, CA, USA), pp. 87-94, IEEE Computer Society, Sept. 2011.