Temperature management in multiprocessor SoCs using online learning

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 890-893

  Coskun, Ayse Kivilcim ^a   Rosing, Tajana Simunic ^a   Gross, Kenny C ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Multiprocessor; Online learning; Thermal management

Indexed keywords

HOT SPOTTING; MULTIPROCESSOR; ONLINE LEARNING; THERMAL MANAGEMENT;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; E-LEARNING; INTERNET;

GRADIENT METHODS;

EID: 51549091449     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555945     Document Type: Conference Paper

References (19)

1. A. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849-861, June 2005.
2. A. K. Coskun, T. Rosing, and K. Whisnant. Temperature aware task scheduling in MPSoCs. In DATE, 2007.
3. G. Dhiman and T. Rosing. Dynamic voltage frequency scaling for multitasking systems using online learning. In ICCAD, 2007.
4. J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. In ISCA, 2006.
5. Y. Freund, R. E. Schapire, Y. Singer, and M. K. Warmuth. Using and combining predictors that specialize. In STOC, 1997.
6. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-Run: leveraging SMT and CMP to manage power density through the operating system. In ASPLOS, 2004.
7. K. Gross, K. Whisnant, and A. Urmanov. Electronic prognostics through continuous system telemetry. In MFPT, pages 53-62, April 2006.
8. M. Herbster and M. K. Warmuth. Tracking the best expert. In International Conference on Machine Learning, pages 286-294, 1995.
9. Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
10. H. Kufluoglu and M. A. Alam. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3):165-169, Oct. 2004.
11. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha. HybDTM: a coordinated hardware-software approach for dynamic thermal management. In DAC, pages 548-553, 2006.
12. A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.
13. T. S. Rosing, K. Mihic, and G. D. Micheli. Power and reliability management of SoCs. IEEE Transactions on VLSI, 15(4), April 2007.
14. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multi-processor system-on-chip. In DATE, 2006.
15. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. in ISCA, 2003.
16. SLAMD Distributed Load Engine. www.slamd.com.
17. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The case for lifetime reliability-aware microprocessors. in ISCA, 2004.
18. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. Full-chip leakage estimation considering power supply and temperature variations. In ISLPED, 2003.
19. Y. Zhang, X. S. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. i-n DAC, 2002.