Decision-theoretic design space exploration of multiprocessor platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 29, Issue 7, 2010, Pages 1083-1095

  Beltrame, Giovanni ^a   Fossati, Luca ^b   Sciuto, Donatella ^c  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b European Space Agency ESTEC Facility   (Netherlands)

^c POLITECNICO DI MILANO   (Italy)

Author keywords

Decision theory; Design space exploration (DSE); Multiprocessor; System level design; System on chip (SoC)

Indexed keywords

COMPRESSION ALGORITHMS; DECISION OUTCOME; DECISION-THEORETIC; DESIGN SPACE EXPLORATION; DESIGN SPACES; DOMAIN KNOWLEDGE; MARKOV DECISION PROCESSES; MULTI PROCESSOR SYSTEMS; MULTI-PROCESSOR PLATFORMS; MULTIPROCESSOR; NON-DOMINATED SORTING GENETIC ALGORITHMS; ORDER OF MAGNITUDE; PARETO CURVE; PLATFORM ARCHITECTURE; PROBABILISTIC INFORMATION; SEMI-RANDOM; TRANSCODER;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DECISION THEORY; DESIGN; GAME THEORY; GENETIC ALGORITHMS; INDUSTRIAL APPLICATIONS; LEARNING ALGORITHMS; MARKOV PROCESSES; MULTIPROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SPACE PLATFORMS; SPACE RESEARCH; TABU SEARCH;

SIMULATED ANNEALING;

EID: 77953825588     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2049053     Document Type: Article

References (34)

1. G. Martin, "Overview of the MPSoC design challenge," in Proc. 43rd ACM/IEEE Design Autom. Conf., 2006, pp. 274-279.
2. A. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring embedded system architectures at multiple abstraction levels," IEEE Trans. Comput., vol.55, no.2, pp. 99-112, Feb. 2006.
3. E. Zitzler, L. Thiele, M. Laumanns, C. Fonseca, and V. Da Fonseca, "Performance assessment of multiobjective optimizers: An analysis and review," IEEE Trans. Evol. Comput., vol.7, no.2, pp. 117-132, Apr. 2003.
4. T. Givargis, F. Vahid, and J. Henkel, "System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip," in Proc. Int. Conf. ICCAD IEEE/ACM, 2001, pp. 25-30.
5. F. Catthoor, K. Danckaert, K. Kulkarni, E. Brockmeyer, P. Kjeldsberg, T. Van Achteren, and T. Omnes, Data Access and Storage Management for Embedded Programmable Processors. Berlin, Germany: Springer, 2002.
6. M. Palesi and T. Givargis, "Multiobjective design space exploration using genetic algorithms," in Proc. 10th Int. Symp. CODES, 2002, pp. 67-72.
7. S. Mohanty, V. K. Prasanna, S. Neema, and J. Davis, "Rapid design space exploration of heterogeneous embedded systems using symbolic search and multigranular simulation," SIGPLAN Not., vol.37, no.7, pp. 18-27, Jul. 2002.
8. J. Yi and D. Lilja, "Simulation of computer architectures: Simulators, benchmarks, methodologies, and recommendations," IEEE Trans. Comput., vol.55, no.3, pp. 268-280, Mar. 2006.
9. S. J. Russell and P. Norvig, Artificial Intelligence: Modern Approach, 1st ed. Englewood Cliffs, NJ: Prentice Hall, 1995.
10. G. Beltrame, D. Bruschi, D. Sciuto, and C. Silvano, " Decisiontheoretic exploration of multiprocessor platforms," in Proc. ACM/IEEE CODES+ISSSS, 2006, pp. 205-210.
11. W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria, "A sensitivitybased design space exploration methodology for embedded systems," Design Autom. Embedded Syst., vol.7, no.1, pp. 7-33, 2002.
12. D. Sheldon, F. Vahid, and S. Lonardi, "Soft-core processor customization using the design of experiments paradigm," in Proc. DATE, 2007, pp. 1-6.
13. R. P. Dick and N. K. Jha, "MOGAC: A multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems," in Proc. IEEE/ACM Int. Conf. ICCAD, 1997, pp. 522-529.
14. M. Lukasiewycz, M. Glay, C. Haubelt, and J. Teich, "Efficient symbolic multiobjective design space exploration," in Proc. ASP-DAC, 2008, pp. 691-696.
15. G. Ascia, V. Catania, A. G. D. Nuovo, M. Palesi, and D. Patti, "Efficient design space exploration for application specific systems-on-a-chip," J. Syst. Archit., vol.53, no.10, pp. 733-750, 2007.
16. G. Palermo, C. Silvano, and V. Zaccaria, "Multiobjective design space exploration of embedded systems," J. Embedded Comput., vol.1, no.3, pp. 305-316, 2005.
17. D. C. Montgomery, Design and Analysis of Experiments, 5th ed. New York: Wiley, Jun. 2000.
18. G. Palermo, C. Silvano, and V. Zaccaria, "An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods," in Proc. Int. Conf. SAMOS, 2008, pp. 150- 157.
19. L. W. Schruben and V. J. Cogliano, "An experimental procedure for simulation response surface model identification," Commun. Assoc. Comput. Mach., vol.30, no.8, pp. 716-730, 1987.
20. D. Atienza, J. M. Mendias, S. Mamagkakis, D. Soudris, and F. Catthoor, "Systematic dynamic memory management design methodology for reduced memory footprint," Assoc. Comput. Mach. Trans. Des. Autom. Electron. Syst., vol.11, no.2, pp. 465-489, 2006. (Pubitemid 44076238)
21. A. Jaszkiewicz and P. K. Redakcyjnego, "Multiple objective metaheuristic algorithms for combinatorial optimization," Habilitation thesis, Inst. Comput. Sci., Poznan Univ. Technol., Poznan, Poland, 2001.
22. A. Tumeo, C. Pilato, F. Ferrandi, D. Sciuto, and P. Lanzi, "Ant colony optimization for mapping and scheduling in heterogeneous multiprocessor systems," in Proc. Int. Conf. SAMOS, 2008, pp. 142-149.
23. G. Palermo, C. Silvano, and V. Zaccaria, "Discrete particle swarm optimization for multiobjective design space exploration," in Proc. 11th EUROMICRO Conf. DSD, Sep. 2008, pp. 641-644.
24. A. Sangiovanni-Vincentelli, L. Carloni, F. D. Bernardinis, and M. Sgroi, "Benefits and challenges for platform-based design," in Proc. 41st Design Autom. Conf., 2004, pp. 409-414.
25. J. Cong, Y. Fan, G. Han, W. Jiang, and Z. Zhang, "Platform-based behavior-level and system-level synthesis," in Proc. IEEE Int. SoC Conf., 2006, pp. 199-202.
26. R. S. Sutton and A. G. Barto, Reinforcement Learning: An Introduction. Cambridge, MA: MIT Press, Mar. 1998.
27. M. Laumanns, L. Thiele, and E. Zitzler, "An efficient, adaptive parameter variation scheme for metaheuristics based on the epsilon-constraint method," Eur. J. Oper. Res., vol.169, no.3, pp. 932-942, Mar. 2006.
28. N. Dutt and M. Mamidipaka, "eCACTI: An enhanced power estimation model for on-chip caches," Center Embedded Comput. Syst., Univ. California, Irvine, Tech. Rep. TR-04-28, 2004.
29. T. Murata, H. Ishibuchi, and H. Tanaka, "Multiobjective genetic algorithm and its applications to flowshop scheduling," Comput. & Ind. Eng., vol.30, no.4, pp. 957-968, Sep. 1996.
30. G. Beltrame, C. Bolchini, L. Fossati, A. Miele, and D. Sciuto, "ReSP: A nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration," in Proc. Asia South Pacific Design Autom. Conf., 2008, pp. 673-678.
31. MOMH: Multiple Objective Meta Heuristics [Online]. Available: http://home.gna.org/momh/
32. E. Zitzler, K. Deb, and L. Thiele, "Comparison of multiobjective evolutionary algorithms: Empirical results," Evol. Comput., vol.8, no.2, pp. 173-195, 2000.
33. C. Erbas, System-Level Modeling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures. Plaats, Amsterdam: Amsterdam University Press, Oct. 2006.
34. T. Okabe, Y. Jin, and B. Sendhoff, "A critical survey of performance indices for multiobjective optimisation," in Proc. Congr. CEC, vol.2. 2003, pp. 878-885.