Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA

ACM Transactions on Design Automation of Electronic Systems

Volumn 13, Issue 3, 2008, Pages

  Kumar, Akash ^a,b   Fernando, Shakith ^a   Ha, Yajun ^a   Mesman, Bart ^b   Corporaal, Henk ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Design exploration; FPGA; Multi application; Multimedia systems; Multiple use cases; Multiprocessor systems; Synchronous data flow graphs

Indexed keywords

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; HEURISTIC METHODS; INTEGRATED CIRCUITS; LAND USE; MULTIPROCESSING SYSTEMS; SOFTWARE DESIGN; SPACE RESEARCH; TELECOMMUNICATION; TELECOMMUNICATION EQUIPMENT;

ACCURATE PERFORMANCE; CASE STUDIES; CHIP MULTI PROCESSOR; DESIGN AUTOMATION; DESIGN EXPLORATION; DESIGN METHODOLOGIES; DESIGN TIME; DESIGN-SPACE-EXPLORATION; DESIGNING SYSTEMS; ERROR-PRONE; EXPONENTIAL NUMBERS; FPGA; FUTURE APPLICATIONS; HARDWARE DESIGNS; HARDWARE IMPLEMENTATIONS; JPEG DECODERS; MULTI-APPLICATION; MULTIMEDIA SYSTEMS; MULTIPLE APPLICATIONS; MULTIPLE USE-CASES; MULTIPLE-USE; MULTIPROCESSOR SYSTEMS; PHONE APPLICATIONS; REAL-LIFE APPLICATIONS; RESEARCH COMMUNITIES; SYNCHRONOUS DATA-FLOW GRAPHS; TIME CONSUMING; TIME DEADLINES;

REAL TIME SYSTEMS;

EID: 48849084546     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1367045.1367049     Document Type: Conference Paper

References (25)

1. BHATTACHARYYA, S., MURTHY, P., AND LEE, E. 1999. Synthesis of embedded software from synchronous dataflow Specifications. The J. VLSI Signal Process. 21, 2, 151-166.
2. CORMEN, T., LEISERSON, C., RIVEST, R., AND STEIN, C. 2001. Introduction to Algorithms, 2nd ed. MIT Press, Cambridge, MA.
3. DE KOCK, E. 2002. Multiprocessor mapping of process networks: A JPEG decoding case study. In Proceedings of the 15th ISSS Conference, Los, Alamitos, CA. IEEE Computer Society, 68-73.
4. GAREY, M. AND JOHNSON, D. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. WH Freeman, New York.
5. HOES, R. 2004. Predictable dynamic behavior in NoC-based MPSoC. www.es.ele.tue.nl/epicurus/.
6. HOL. 2007. Head-of-line blocking. http://en.wikipedia.org/wiki/Head-of- line\_blocking.
7. JERRAYA, A. AND WOLF, W. 2004. Multiprocessor Systems-on-Chips. Morgan Kaufmann, San Francisco, CA.
8. JIN, Y., SATISH, N., RAVINDRAN, K., AND KEUTZER, K. 2005. An automated exploration framework for FPGA-based soft multiprocessor systems. In Proceedings of the 3rd CODES+ISSS International Workshop on Hardware/Software Codesign, Los Alamitos, CA. IEEE Computer Society, 273-278.
9. KAHN, G. 1974. The semantics of a simple language for parallel programming. Inf. Process. 74, 471-475.
10. KUMAR, A., FERNANDO, S., HA, Y., MESMAN, B., AND CORPORAAL, H. 2007a. Multi-Processor system-level synthesis for multiple applications on platform FPGA. In Proceedings of the 17th International Conference on Field Programmable Logic and Applications, 92-97.
11. KUMAR, A., HANSSON, A., HUISKEN, J., AND CORPORAAL, H. 2007b. An FPGA design flow for reconfigurable network-based multi-processor systems on chip. In Proceedings of the Design Automation and Test in Europe (DATE), Los Alamitos, CA. IEEE Computer Society, 117-122.
12. KUMAR, A., MESMAN, B., CORPORAAL, H., VAN MEERBERGEN, J., AND YAJUN, H. 2006a. Global analysis of resource arbitration for MPSoC. In Proceedings of the 9th EUROMICRO Conference on Digital System Design (DSD). Los Alamitos, CA. IEEE Computer Society, 71-78.
13. KUMAR, A., MESMAN, B., THEELEN, B., CORPORAAL, H., AND HA, Y. 2006b. Resource manager for non-preemptive heterogeneous multiprocessor system-on-chip. In Proceedings of the 4th Workshop on Embedded Systems for Real-Time Multimedia (Estimedia). IEEE Computer Society, 33-38.
14. LEE, E. A. AND MESSERSCHMITT, D. G. 1987. Static scheduling of synchronous dataflow programs for digital signal processing. IEEE Trans. Comput. 36, 1 (Feb.), 24-35.
15. LYONNARD, D., YOO, S., BAGHDADI, A., AND JERRAYA, A. 2001. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In Proceedings of the Design Automation Conference. ACM Press, New York, 518-523.
16. MAMPS. 2007. Multiple applications mutli-processor synthesis. Username: todaes, Password: guest. http://www.es.ele.tue.nl/mamps/.
17. MURALI, S., COENEN, M., RADULESCU, A., GOOSSENS, K., AND DE MICHELI, G. 2006. A methodology for mapping multiple use-cases onto networks on chips. In Proceedings of Design Automation and Test in Europe (DATE). IEEE Computer Society, 118-123.
18. NIKOLOV, H., STEFANOV, T., AND DEPRETTERE, E. 2006. Multi-Processor system design with ESPAM. In Proceedings of the 4th International Workshop on Hardware/Software Codesign (CODES+ISSS). ACM Press, New York, 211-216.
19. PAUL, J. M., THOMAS, D. E., AND BOBREK, A. 2006. Scenario-Oriented design for single-chip heterogeneous multiprocessors. IEEE Trans. Very Large Scale Integr. Syst. 14, 8 (Aug.), 868-880.
20. SRIRAM, S. AND BHATTACHARYYA, S. 2000. Embedded Multiprocessors; Scheduling and Synchronization. Marcel Dekker, New York.
21. STEFANOV, T., ZISSULESCU, C., TURJAN, A., KIENHUIS, B., AND DEPRETTE, E. 2004. System design using Kahn process networks: The Compaan/Laura approach. In Proceedings of the Design Automation and Test in Europe (DATE). IEEE Computer Society, 340-345.
22. STUIJK, S., GEILEN, M., AND BASTEN, T. 2006a. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. In Proceedings of the Design Automation Conference. ACM Press, New York, 899-904.
23. STUIJK, S., GEILEN, M., AND BASTEN, T. 2006b. SDF3: SDF for free. In Proceedings of the 6th International Conference on Application of Concurrency to System Design (ACSD). IEEE Computer Society, 276-278.
24. THEELEN, B., FLORESCU, O., GEILEN, M., HUANG, J., VAN DER PUTTEN, P., AND VOETEN, J. 2007. Software/Hardware engineering with the parallel object-oriented specification langauge. In Proceedings of the 5th ACM-IEEE International Conference on Formal Methods and Models for Codesign. IEEE Computer Society, 139-148.
25. XILINX. 2007. Xilinx resource page. http://www.xilinx.com.