Dynamic partitioning of processing and memory resources in embedded MPSoC architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Xue, Liping ^a   Ozturk, Ozean ^a   Li, Feihui ^a   Kandemir, Mahmut ^a   Kolcu, I ^b  

^a The Pennsylvania State University   (United States)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; STORAGE ALLOCATION (COMPUTER);

MULTIPROCESSOR-SYSTEM-ON-CHIP (MPSOC); OFFLINE PREPROCESSING; ONLINE RESOURCE;

COMPUTER ARCHITECTURE;

EID: 34047159311     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244044     Document Type: Conference Paper

References (18)

1. H.-H. Chu. CPU service classes: a soft real time framework for multimedia applications. Ph.D. Thesis, University of Illinois, Urbana, Illinois, 1999.
2. CPU12 Reference Manual. Motorola Corporation, 2000. http://motorola.com/brdata/PDFDB/ MICROCONTROLLERS/16.BIT/68HC12_FAMILY/REF_MAT/ CPU12RM.pdf.
3. D. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, 1998.
4. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya. Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC. In Proceedings of the 39th Design Automation Conference, New Orleans, Louisiana, 1999.
5. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proceedings of International Symposium on Computer Architecture, 2003.
6. L. Hammond, B. A. Nayfeh, and K. Olukotun. A single-chip multi-processor. IEEE Computer Special Issue on "Billion-Transistor Processors" , September 1997.
7. M. Kandemir, O. Ozturk, and M. Karakoy. Dynamic on-chip memory management for chip multiprocessors. In Proceedings of International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Washington D.C., September 2004.
8. MAJC-5200. http://www.sun.com/microelectronics/MAJC/5200wp.html
9. I. W.Marshall, H. Gharib, J. Hardwicke, and C. M. Roadknight. A novel architecture for active service management. In Proceedings of DSOM, 2000.
10. M-COKE - MMC2001 Reference Manual Motorola Corporation, 1998. http://www.motorola.com/SPS/MCORE/info_documentation.htm.
11. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya. An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip. In Proceedings of the International Symposium on Systems Synthesis, Montreal, Canada, 2001.
12. B. A. Nayfeh and K. Olukotun. Exploring the design space for a shared-cache multiprocessor. In Proceedings of International Symposium on Computer Architecture, 1994.
13. S. Richardson. MPOC: A chip multiprocessor for embedded systems. Technical Report HPL-2002-186, HP Labs, California, 2002.
14. SIMICS Full System Simulator, http://www.virtutech.com/
15. TMS370Cx7x 8-bit Micro-controller. Texas Instruments, Revised February 1997. http://www-s.ti.com/sc/psheets/spns034c/spns034c.pdf.
16. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, and I. Bolsens. Hardware/Software Partitioning of Embedded System in OCAPI-xl. In Proceedings of the Ninth International Symposium on Hardware/Software Codesign, Copenhagen, Denmark, April 2001.
17. D. G. Waddington and D. Hutchison. Resource Partitioning in General Purpose Operating Systems. In Operating Systems Review, 33(4):52-74, 1999.
18. W. Wolf. The future of multiprocessor systems-on-chips. In Proceedings of ACM Design Automation Conference, 2004.