Online scheduling for multi-core shared reconfigurable fabric

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 582-585

  Chen, Liang ^a   Marconi, Thomas ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

CUSTOM INSTRUCTION; EMBEDDED APPLICATION; EXPERIMENTAL EVALUATION; MULTI CORE; ON CHIPS; ONLINE SCHEDULING; ONLINE SCHEDULING ALGORITHM; RECONFIGURABLE FABRICS; RECONFIGURABLE LOGIC; RUN-TIME SCHEDULING; TIME-TO-MARKET;

EXHIBITIONS; SCHEDULING ALGORITHMS;

RECONFIGURABLE ARCHITECTURES;

EID: 84862062619     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Z. Chen, R. N. Pittman, and A. Forin, "Combining multicore and reconfigurable instruction set extensions," in FPGA, 2010.
2. M. Watkins and D. Albonesi, "ReMAP: A reconfigurable heterogeneous multicore architecture," in MICRO, 2010.
3. P. Garcia and K. Compton, "Kernel sharing on reconfigurable multiprocessor systems," in FPT, 2008.
4. L. Chen and T. Mitra, "Shared Reconfigurable Fabric for Multi-core Customization," in DAC, 2011.
5. M. Shafiue, L. Bauer, W. Ahmed, and H. Jorg, "Minority-Game-based Resource Allocation for Run-Time Reconfigurable Multi-core Processors," in DATE, 2011.
6. T. P. Baker, "Multiprocessor EDF and Deadline Monotonic Schedulability Analysis," in RTSS, 2003.
7. P. Mahr, S. Christgau, C. Haubelt, and C. Bobda, "Integrated Temporal Planning, Module Selection and Placement of Tasks for Dynamic Network-on-Chip," in IPDPS, 2011.
8. K. Danne and M. Platzner, "An EDF schedulability test for periodic tasks on reconfigurable hardware devices," in LCTES, 2006.
9. -, "A heuristic approach to schedule periodic real-time tasks on reconfigurable hardware," in FPL, 2005.
10. Y. Lu, T. Marconi, G. Gaydadjiev, and K. Bertels, "An efficient algorithm for free resources management on the FPGA," in DATE, 2008.
11. S. Martello, D. Pisinger, and D. Vigo, "The Three-Dimensional Bin Packing Problem," Operations Research, vol. 48, no. 2, 2000.
12. S. Martello, M. Monaci, and D. Vigo, "An Exact Approach to the Strip-Packing Problem," Informs Journal on Computing, vol. 15, no. 3, 2003.
13. R. E. Gonzalez, "A software-configurable processor architecture," IEEE Micro, vol. 26, no. 5, 2006.
14. G. Ansaloni, P. Bonzini, and L. Pozzi, "Design and architectural exploration of expression-grained reconfigurable arrays," in SASP, 2008.