ADAM: Run-time agent-based distributed application mapping for on-chip communication

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 760-765

  Faruque, Mohammad Abdullah Al ^a   Krist, Rudolf ^a   Henkel, Jörg ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Agent based application mapping; On chip communication

Indexed keywords

ADAPTIVE SYSTEMS; AGENTS; APPLICATIONS; COMPUTER AIDED DESIGN; COMPUTER NETWORKS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; EMBEDDED SYSTEMS; FINANCIAL DATA PROCESSING; HEURISTIC PROGRAMMING; INDUSTRIAL ENGINEERING;

AGENT-BASED APPLICATION MAPPING; ON-CHIP COMMUNICATION; RUN-TIME;

CONFORMAL MAPPING;

EID: 51549095007     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555921     Document Type: Conference Paper

References (21)

1. L. Benini and G. De Micheli. "Networks on Chips: A new SoC paradigm". IEEE Computer, 35(1):70-78, 2002.
2. S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali. "Supporting task migration in multi-processor systems-onchip: a feasibility study". DATE'06: Proc. of the Conf. on Design, Automation and Test in Europe, pages 15-20, 2006.
3. A. Bieszczad, B. Pagurek, and T. White. "Mobile agents for network management". IEEE Conim. surveys and tutorials, 1(1):2-9, 1998.
4. S. Borkar. "Thousand core chips - A technology perspective". DAC'07: Proc. of the 44th annual Conf. on Design Automation, pages 746-749, 2007.
5. H. Broersma, I). Paulusma, G. J. M. Smit, F. Vlaardingerbroek, and G. J. Woeginger. "The computational complexity of the minimum weight processor assignment problem". WG'04: Proc. of the 30th int. Workshop on Graph-theoretic concepts in computer science, pages 189-200, 2004.
6. E. Carvalho, N. Calazans, and F. Moraes. "Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs". RSP'07: Proc. of the 18th IEEE int. workshop on Rapid System Prototyping, pages 34-40, May 2007.
7. J. Chan and S. Parameswaran. "NoCGEN: A template based reuse methodology for networks on chip architecture". VLSID'04: Proc. of the 17th int. Conf. on VLSI Design, pages 717-720, 2004.
8. C.-L. Chou and R. Marculescu. "Incremental run-time application mapping for homogeneous NoCs with multiple voltaee levels". CODES+ISSS'07: Proc. of the 5th IEEE/ACM int. Conf. on Hardware/software Codesiqn and system synthesis, pages 161-166,2007.
9. W. J. Dally and B. Towles. "Route packets, not wires: Onchip interconnection networks". DAC'01: Proc. of the 38th Conf. on Design Automation, pages 684-689, 2001.
10. R. P. Dick. D. L. Rhodes, and W. Wolf. "TGFF: Task graphs for free". CODES/CASHE'98: Proc. of the 6th int. workshop on Hardware/software Codesign, pages 97-101, 1998.
11. M. A. A. Faruque, T. Ebi, and J. Henkel. "Run-time adaptive on-chip communication scheme". ICC AD "07: Proc. of the 2007 IEEE/ACM int. Conf. on Computer-aided design, pages 26-31,2007.
12. A. Hansson, K. Goossens, and A. Rǎdulescu. "A unified approach to constrained mapping and routing on networkon-chip architectures". CODES+ISSS'05: Proc. of the 3rd IEEE/ACM int. Conf. on Hardware/software Codesign and system synthesis, pages 75-80, 2005.
13. J. Henkel, W. Wolf, and S. Chakradhar. "On-chip networks: A scalable, communication-centric embedded system design paradigm". VLSID'04: Proc. of the 17th int. Conf on VLSI Design, pages 845-851, 2004.
14. P. Horn. "Autonomic computing: IBM's perspective on the state of information technology". IBM Corporation, 2001.
15. J. Hu and R. Marculescu. "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures". DATE'03: Proc. of the Conf. on Design, Automation and Test in Europe, pages 10688-10693, 2003.
16. T. Lei and S. Kumar. "A two-step genetic algorithm for mapping task graphs to a network on chip architecture". DSD '03: Proc. of the Euromicro symposium on Digital Systems Design, pages 180-189, 2003.
17. V. Nollet, T. Marescaux, P. Avasare. D. Verkest, and J.-Y. Mignolet. "Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles". DATE'05: Proc. of the Conf. on Design. Automation and Test in Europe, pages 234-239, March 2005'.
18. P. Azad, A. Ude, T. Asfour, G. Cheng, and R. Dillmann. "Image-based markerless 3D human motion capture using multiple cues". Proc. of the int. workshop on Vision Based Human-Robot Interaction, 2006.
19. L. Smit, C. Smit, J. Hurink, H. Broersma, I). Paulusma, and P. Wolkotte. "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture". FPL'04: Proc. of the IEEE int. Conf. on Fieid-Programmabie Technology, pages 421-424, 2004.
20. P. Smith and N. C. Hutchinson. "Heterogeneous process migration: The Tui system". Software - Practice and Experience, 28(6):611-639, 1998.
21. Xilinx. "Virtex2 datasheets", http://www.xilinx.com/.