SystemCoDesigneran automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications

ACM Transactions on Design Automation of Electronic Systems

Volumn 14, Issue 1, 2009, Pages

  Keinert, Joachim ^a   Streubuhr, Martin ^a   Schlichter, Thomas ^a   Falk, Joachim ^a   Gladigau, Jens ^a   Haubelt, Christian ^a   Teich, Jurgen ^a   Meredith, Michael ^b  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b Forte Design Systems   (United States)

Author keywords

Hardware software codesign; System design

Indexed keywords

ACCURATE PERFORMANCE; AUTOMATIC GENERATIONS; AUTOMATICALLY GENERATED; BEHAVIORAL MODELS; BEHAVIORAL SYNTHESIS; BIT STREAMS; CORRECT BY CONSTRUCTIONS; DESIGN COMPLEXITY; DESIGN POINTS; DESIGN SPACE EXPLORATIONS; ELECTRONIC SYSTEM LEVELS; EMBEDDED PROCESSORS; HARDWARE COSTS; HARDWARE IMPLEMENTATIONS; HARDWARE/SOFTWARE; HARDWARE/SOFTWARE CODESIGN; INDUSTRIAL PROJECTS; JPEG DECODERS; MULTI OBJECTIVES; MULTI-OBJECTIVE DESIGNS; OPTIMIZATION ALGORITHMS; REAL-TIME PERFORMANCE; RTL CODES; RTL SYNTHESIS; SOC IMPLEMENTATIONS; SOFTWARE GENERATIONS; STILL MISSING; STREAMING APPLICATIONS; SYNTHESIS TOOLS; SYSTEM DESIGN; SYSTEM ON CHIPS; SYSTEM THROUGHPUTS; SYSTEMC;

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DESIGN; EMBEDDED SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; MICROPROCESSOR CHIPS; MULTIOBJECTIVE OPTIMIZATION; PHOTOLITHOGRAPHY; PROGRAMMABLE LOGIC CONTROLLERS; SPACE RESEARCH; SYNTHESIS (CHEMICAL); SYSTEM THEORY; SYSTEMS ANALYSIS;

LOGIC DESIGN;

EID: 60349125677     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1455229.1455230     Document Type: Article

References (35)

1. BALARIN, F., WATANABE, Y., HSIEH, H., Lavagno, L., PASSERONE, C., AND SANGIOVANNI-VINCENTELLI, A. 2003. Metropolis: an integrated electronic system design environment. IEEE Comput. 36, 4, 45-52.
2. Bluespec, Inc. http://www.bluespec.com.
3. Center for Embedded Computer Systems. http://www.cecs.uci.edu/.
4. CHANTHAPORNCHAI, C., SHA, E. H.-M., AND HU, X. S. 2000. Efficient design exploration based on module utility selection. IEEE Trans. CAD Integ. Circ. Sys. 19, 1, 19-29.
5. CriticalBlue. http://www.criticalblue.com.
6. FALK, J., HAUBELT, C., AND TEICH, J. 2006. Efficient representation and simulation of model-based designs in System C. In Proceedings of the Forum on Design Languages. Darmstadt, Germany.
7. Forte Design Systems, http://www.forteds.com.
8. GRÖTKEE, T., LIAO, S., MARTIN, G., AND SWAN, S. 2002. System Design with System C. Kluwer Academic Publishers.
9. th International Conference on VLSI Design. 98-103.
10. HA, S., LEE, C., YI, Y., KWON, S., AND JOO, Y.-P. 2006. Hardware-software codesign of multimedia embedded systems: the PeaCE approach. In Proceedings of the Conference on Embedded and Real Time Computing Systems and Applications (RTCSA). 207-214.
11. HAUBELT, C., FALK, J., KEINERT, J., SCHLICHTER, T., STREUBÜHR, M., DEYHLE, A., HADERT, A., AND TEICH, J. 2007. A SystemC-based design methodology for digital signal processing systems. EURASIP J. Embed. Syst. (Special Issue on Embedded Digital Signal Processing Systems). DOI:10.1155/2007/47580.
12. HAUBELT, C., SCHLICHTER, T., AND TEICH, J. 2006. Improving automatic design space exploration by integrating symbolic techniques into multi-objective evolutionary algorithms. Int. J. Comput. Intell. Res. 2, 3, 239-254.
13. ITU. 1992. Digital Compression and Coding of Continuous-Tone Still Images-Requirements and Guidelines, T.81 ed. CCITT.
14. KANGAS, T., KUKKALA, P., ORSILA, H., SALMINEN, E., HÄNNIKÄINEN, M., HÄMÄ LÄINEN, T. D., RIIHIMÄKI, J., AND KUUSILINNA, K. 2006. UML-based multiprocessor SoC design framework. ACM Trans. Embed. Comput. Syst. 5, 2, 281-320.
15. KIM, M., BANERJEE, S., DUTT, N., AND VENKATASUBRAMANIAN, N. 2006. Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies. In Proceedings of the International Conference on Hardware / Software Codesign (CODES+ISSS). 16-21.
16. LEE, E. A. AND NEUENDORFFER, S. 2004. Actor-oriented Models for Codesign: Balancing Re-Use and Performance. In Formal Methods and Models for System Design. Kluwer Academic Publishers, Norwell, MA, 33-56.
17. LEE, E. A., NEUENDORFFER, S., AND WIRTHLIN, M. J. 2003. Actor-oriented design of embedded hardware and software systems. J. Circ. Syst. Comput. 12, 3, 231-260.
18. LEUPERS, R. 2000. Code Optimization Techniques for Embedded Processors-Methods, Algorithms, and Tools. Kluwer Academic Publishers.
19. MAMAGKAKIS, S., ATIENZA, D., POUCET, C., CATTHOOR, F., SOUDRIS, D., AND MENDIAS, J. M. 2006. Automated exploration of pareto-optimal configurations in parameterized dynamic memory allocation for embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). 874-875.
20. Mentor Graphics Corp. http://www.mentor.com.
21. MOHANTY, S., PRASANNA, V. K., NEEMA, S., AND DAVIS, J. 2002. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. In Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems. 18-27.
22. MURTHY, P. K. AND BHATTACHARYYA, S. S. 2006. Memory Management for Synthesis of DSP Software. CRC Press.
23. NEC System Technologies, Ltd. http://www.cyberworkbench.com.
24. NIKOLOV, H., STEFANOV, T., AND DEPRETTERE, E. 2006. Multi-processor system design with ESPAM. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis. 211-216.
25. PATEL, H. D., SHUKLA, S. K., MEDNICK, E., AND NIKHIL, R. S. 2006. Arule-based model of computation for SystemC: integrating SystemC and bluespec for co-design. In Proceedings of International Conference on Formal Methods and Models for Co-Design. 39-48.
26. PIMENTEL, A. D., ERBAS, C., AND POLSTRA, S. 2006. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55, 2, 99-112.
27. PPM format specification. http://netpbm.sourceforge.net/doc/ppm.html.
28. ROSENBAND, D. L. AND ARVIND. 2004. Modular scheduling of guarded atomic actions. In Proceedings of the 41st Annual Conference on Design Automation. 55-60.
29. SCHLICHTER, T., LUKASIEWYCZ, M., HAUBELT, C., AND TEICH, J. 2006. Improving system level design space exploration by incorporating SAT-solvers into multi-objective evolutionary algorithms. In Proceedings of the Annual Symposium on VLSI. IEEE Computer Society, 309-314.
30. STEFANOV, T., ZISSULESCU, C., TURJAN, A., KIENHUIS, B., AND DEPRETTERE, E. F. 2004. System design using kahn process networks: the eompaan/laura approach. In Proceedings of Design Automation & Test in Europe (DATE). 340-345.
31. STREHL, K., THIELE, L., GRIES, M., ZIEGENBEIN, D., ERNST, R., AND TEICH, J. 2001. FunState-an internal design representation for codesign. IEEE Trans. Very Large Scale Integ. Syst. 9, 4, 524-544.
32. STREUBÜHR, M., FALK, J., HAUBELT, C., TEICH, J., DORSCH, R., AND SCHLIPF, T. 2006. Task-accurate performance modeling in SystemC for real-time multi-processor architectures. In Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, 480-481.
33. Synplicity. http://www.synplicity.com.
34. XILINX 2005. Embedded SystemTools Reference Manual-Embedded Development Kit EDK 8.11. XILINX.
35. ZITZLER, E., LADMANNS, M., AND THIELE, L. 2002. SPEA2: Improving the strength pareto evolutionary algorithm for multiobjective optimization. In Proceedings of the Conference on Evolutionary Methods for Design, Optimisation, and Control. 19-26.