Central vs. distributed dynamic thermal management for multi-core processors: Which one is better?

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2009, Pages 137-140

  Kadin, Michael ^a   Reda, Sherief ^a   Uht, Augustus ^b  

^a Brown University   (United States)

^b University of Rhode Island   (United States)

Author keywords

DVFS; Thermal management; Timing

Indexed keywords

COMBINATORIAL OPTIMIZATION TECHNIQUES; DISTRIBUTED DYNAMICS; DVFS; MULTI-CORE PROCESSOR; OPERATING PARAMETERS; OPTIMAL FREQUENCY; PLANNING TECHNIQUES; POWER CONSUMPTION; RUNTIMES; THERMAL CONSTRAINTS; THERMAL MANAGEMENT; THERMAL SENSORS; TIMING; TIMING ERRORS; TOTAL PERFORMANCE;

COMBINATORIAL OPTIMIZATION; FREQUENCY STANDARDS; LAKES; TIME MEASUREMENT;

TEMPERATURE CONTROL;

EID: 70350590857     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531542.1531577     Document Type: Conference Paper

References (9)

1. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," in International Symposium on Computer Architecture, 2000, pp. 83-94.
2. D. C. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0, Tech. Rep. CS-TR-1997-11342, 1997. [Online]. Available: citeseer.ist.psu.edu/burger97simplescalar.html
3. J. Donald and M. Martonosi, " Techniques for Multicore Thermal Management: Classification and New Exploration," in International Symposium on Computer Architecture, 2006, pp. 78-88.
4. M. Kadin and S. Reda, "Frequency and Voltage Planning for Multi-Core Processors Under Thermal Constraints," in International Conference on Computer Design, 2008, pp. 463-470.
5. M. Kadin and S. Reda, "Frequency Planning for Multi-Core Processors Under Thermal Constraints," in International Symposium on on Low Power Electronics and Design, 2008, pp. 213-216.
6. W. Liao, L. He, and K. Lepak, "Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level," Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24(7), pp. 1042-1053, 2005.
7. K. Skadron, S. Ghosh, S. Velusamy, K. Sankaranarayanan, and M. Stan, "HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design," Transactions on VLSI Systems, vol.15(5), pp. 501-513, 2006.
8. A. K. Uht, "Going Beyond Worst-Case Specs with TEAtime," Computer, vol.37, no.3, pp. 51-56, 2004.
9. S. Wilton and N. P. Jouppi, "CACTI: An Enhanced Cache Access and Cycle Time Model," IEEE Journal Solid-State Circuits, vol.31(5), pp. 677-688, 1996.