Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1596-1601

  Meyer, Brett H ^a   Hartman, Adam S ^a   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; DIGITAL STORAGE; EMBEDDED SYSTEMS; NETWORK-ON-CHIP; PARETO PRINCIPLE;

COST EFFECTIVE; CRITICAL ISSUES; LIFETIME IMPROVEMENT; PARETO-OPTIMAL FRONT; PERMANENT FAULTS; SLACK ALLOCATION; STORAGE RESOURCES; SYSTEM LIFETIMES;

INTEGRATED CIRCUIT DESIGN;

EID: 77953096861     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457065     Document Type: Conference Paper

References (19)

1. J. Srinivasan, et al., "The impact of technology scaling on lifetime reliability," in DSN'04, June 2004.
2. J. C. Smolens et. al, "Detecting emerging wearout faults," in SELSE-3, April 2007.
3. C. Zhu, et al., "Reliable multiprocessor system-on-chip synthesis," in CODES+ISSS'07, October 2007.
4. J. Srinivasan, et al., "The case for lifetime reliability-aware microprocessors," in ISCA'04, June 2004.
5. T. S. Rosing, et al., "Power and reliability management of SoCs," IEEE Transactions on VLSI Systems, vol. 15, April 2007.
6. J. Srinivasan, et al., "Exploiting structural duplication for lifetime reliability enhancement," in ISCA'05, June 2005.
7. David Fick, et al., "Vicis: A reliable network for unreliable silicon," in DAC'09, July 2009.
8. B. P. Dave and N. K. Jha, "COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance," IEEE Transactions on Computer, vol. 48, April 1999.
9. M. Glaß, et al., "Symbolic reliability analysis and optimization of ECU networks," in DATE'08, March 2008.
10. E. G. T. Jaspers and P. H. N. de With, "Chip-set for video display of multimedia information," IEEE Trans. on Consumer Electronics, vol. 45, August 1999.
11. J. Kneip, et al., "The MPEG-4 video coding standard - a VLSI point of view," in SiPS'98, 1998.
12. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning: Enabling hierarchical design," IEEE Transactions on VLSI Systems, vol. 11, December 2003. http://vlsicad.eecs.umich.edu/BK/parquet/.
13. http://www.arm.com/products/CPUs/families.html.
14. "CACTI 5.3." http://www.hpl.hp.com/research/cacti/.
15. H. Wang, et al., "A power model for routers: Modeling Alpha 21364 and InfiniBand routers," IEEE MICRO, vol. 23, Jan./Feb. 2003.
16. Z. Gu, et al., "Application-specific MPSoC reliability optimization," IEEE Transactions on VLSI Systems, May 2008.
17. K. Skadron, et al., "Temperature-aware microarchitecture," in ISCA'03, June 2003.
18. P. Cyzak and A. Jaszkiewicz, "Pareto simulated annealing - a metaheuristic technique for multiple objective combinatorial optimization," Journal of Multi-Criteria Decision Analysis, vol. 7, 1998.
19. E. Zitzler, Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications. PhD thesis, ETH Zurich, Zurich, Switzerland, 1999.